OpenOCD
cache_set32()
is only used within OpenOCD.
Symbol previews are coming soon...
Symbols
loading...
Files
loading...
CodeScope
Development Tools
OpenOCD
cache_set32()
cache_set32() function
Syntax
from
riscv-011.c:766
static
void
cache_set32
(
struct
target
*
target
,
unsigned
int
index
,
uint32_t
data
)
;
Arguments
target
index
data
References
Location
Referrer
Text
riscv-011.c:766
static
void
cache_set32
(
struct
target
*
target
,
unsigned
int
index
,
uint32_t
data
)
riscv-011.c:784
cache_set()
cache_set32
(
target
,
offset
,
data
)
;
riscv-011.c:786
cache_set()
cache_set32
(
target
,
offset
+
1
,
data
>
>
32
)
;
riscv-011.c:791
cache_set_jump()
cache_set32
(
target
,
index
,
riscv-011.c:799
cache_set_load()
cache_set32
(
target
,
index
,
load
(
target
,
reg
,
ZERO
,
offset
)
)
;
riscv-011.c:806
cache_set_store()
cache_set32
(
target
,
index
,
store
(
target
,
reg
,
ZERO
,
offset
)
)
;
riscv-011.c:1040
read_remote_csr()
cache_set32
(
target
,
0
,
csrr
(
S0
,
csr
)
)
;
riscv-011.c:1063
write_remote_csr()
cache_set32
(
target
,
1
,
csrw
(
S0
,
csr
)
)
;
riscv-011.c:1121
execute_resume()
cache_set32
(
target
,
1
,
csrw
(
S0
,
CSR_DPC
)
)
;
riscv-011.c:1132
execute_resume()
cache_set32
(
target
,
1
,
csrw
(
S0
,
CSR_MSTATUS
)
)
;
riscv-011.c:1246
register_read()
cache_set32
(
target
,
0
,
csrr
(
S0
,
regnum
-
GDB_REGNO_CSR0
)
)
;
riscv-011.c:1283
register_write()
cache_set32
(
target
,
1
,
csrw
(
S0
,
CSR_DSCRATCH0
)
)
;
riscv-011.c:1303
register_write()
cache_set32
(
target
,
i
++
,
csrw
(
S0
,
CSR_MSTATUS
)
)
;
riscv-011.c:1308
register_write()
cache_set32
(
target
,
i
++
,
flw
(
number
-
GDB_REGNO_FPR0
,
0
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:1310
register_write()
cache_set32
(
target
,
i
++
,
fld
(
number
-
GDB_REGNO_FPR0
,
0
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:1314
register_write()
cache_set32
(
target
,
1
,
csrw
(
S0
,
number
-
GDB_REGNO_CSR0
)
)
;
riscv-011.c:1359
get_register()
cache_set32
(
target
,
i
++
,
csrw
(
S0
,
CSR_MSTATUS
)
)
;
riscv-011.c:1364
get_register()
cache_set32
(
target
,
i
++
,
fsw
(
regid
-
GDB_REGNO_FPR0
,
0
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:1366
get_register()
cache_set32
(
target
,
i
++
,
fsd
(
regid
-
GDB_REGNO_FPR0
,
0
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:1395
halt()
cache_set32
(
target
,
0
,
csrsi
(
CSR_DCSR
,
DCSR_HALT
)
)
;
riscv-011.c:1396
halt()
cache_set32
(
target
,
1
,
csrr
(
S0
,
CSR_MHARTID
)
)
;
riscv-011.c:1397
halt()
cache_set32
(
target
,
2
,
sw
(
S0
,
ZERO
,
SETHALTNOT
)
)
;
riscv-011.c:1532
examine()
cache_set32
(
target
,
0
,
xori
(
S1
,
ZERO
,
-
1
)
)
;
riscv-011.c:1534
examine()
cache_set32
(
target
,
1
,
srli
(
S1
,
S1
,
31
)
)
;
riscv-011.c:1536
examine()
cache_set32
(
target
,
2
,
sw
(
S1
,
ZERO
,
DEBUG_RAM_START
)
)
;
riscv-011.c:1537
examine()
cache_set32
(
target
,
3
,
srli
(
S1
,
S1
,
31
)
)
;
riscv-011.c:1539
examine()
cache_set32
(
target
,
4
,
sw
(
S1
,
ZERO
,
DEBUG_RAM_START
+
4
)
)
;
riscv-011.c:1542
examine()
cache_set32
(
target
,
i
,
i
*
0x01020304
)
;
riscv-011.c:1997
read_memory()
cache_set32
(
target
,
0
,
lw
(
S0
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2000
read_memory()
cache_set32
(
target
,
1
,
lb
(
S1
,
S0
,
0
)
)
;
riscv-011.c:2001
read_memory()
cache_set32
(
target
,
2
,
sw
(
S1
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2004
read_memory()
cache_set32
(
target
,
1
,
lh
(
S1
,
S0
,
0
)
)
;
riscv-011.c:2005
read_memory()
cache_set32
(
target
,
2
,
sw
(
S1
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2008
read_memory()
cache_set32
(
target
,
1
,
lw
(
S1
,
S0
,
0
)
)
;
riscv-011.c:2009
read_memory()
cache_set32
(
target
,
2
,
sw
(
S1
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2135
setup_write_memory()
cache_set32
(
target
,
0
,
lb
(
S0
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2136
setup_write_memory()
cache_set32
(
target
,
1
,
sb
(
S0
,
T0
,
0
)
)
;
riscv-011.c:2139
setup_write_memory()
cache_set32
(
target
,
0
,
lh
(
S0
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2140
setup_write_memory()
cache_set32
(
target
,
1
,
sh
(
S0
,
T0
,
0
)
)
;
riscv-011.c:2143
setup_write_memory()
cache_set32
(
target
,
0
,
lw
(
S0
,
ZERO
,
DEBUG_RAM_START
+
16
)
)
;
riscv-011.c:2144
setup_write_memory()
cache_set32
(
target
,
1
,
sw
(
S0
,
T0
,
0
)
)
;
riscv-011.c:2150
setup_write_memory()
cache_set32
(
target
,
2
,
addi
(
T0
,
T0
,
size
)
)
;
Call Tree
Functions calling
cache_set32()
Functions called by
cache_set32()
cache_set()
cache_set_jump()
cache_set_load()
cache_set_store()
read_remote_csr()
write_remote_csr()
execute_resume()
register_read()
register_write()
get_register()
halt()
examine()
read_memory()
setup_write_memory()
all items filtered out
cache_set32()
log_printf_lf()
get_info()
all items filtered out
Data read by
cache_set32()
Data written by
cache_set32()
log_levels::LOG_LVL_DEBUG
debug_level
memory_cache_line::data
memory_cache_line::valid
riscv011_info_t::dram_cache
cache_set32()::target
cache_set32()::index
cache_set32()::data
cache_set32()::info
all items filtered out
cache_set32()
memory_cache_line::data
memory_cache_line::valid
memory_cache_line::dirty
all items filtered out
Type of
cache_set32()
cache_set32()
riscv011_info_t
all items filtered out