uint32_t PLLI2SQ;
Location | Referrer | Text |
---|---|---|
stm32f4xx_hal_rcc_ex.h:90 | uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI clock. | |
stm32f4xx_hal_rcc_ex.h:213 | uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI clock. | |
stm32f4xx_hal_rcc_ex.h:307 | uint32_t PLLI2SQ; /*!< Specifies the division factor for SAI1 clock. | |
stm32f4xx_hal_rcc_ex.c:349 | HAL_RCCEx_PeriphCLKConfig() | |
stm32f4xx_hal_rcc_ex.c:360 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr); |
stm32f4xx_hal_rcc_ex.c:386 | HAL_RCCEx_PeriphCLKConfig() | |
stm32f4xx_hal_rcc_ex.c:390 | HAL_RCCEx_PeriphCLKConfig() | |
stm32f4xx_hal_rcc_ex.c:505 | HAL_RCCEx_GetPeriphCLKConfig() | PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos); |
stm32f4xx_hal_rcc_ex.c:947 | HAL_RCCEx_PeriphCLKConfig() | assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ)); |
stm32f4xx_hal_rcc_ex.c:956 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1); |
stm32f4xx_hal_rcc_ex.c:965 | HAL_RCCEx_PeriphCLKConfig() | assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ)); |
stm32f4xx_hal_rcc_ex.c:969 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR); |
stm32f4xx_hal_rcc_ex.c:1168 | HAL_RCCEx_GetPeriphCLKConfig() | PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos); |
stm32f4xx_hal_rcc_ex.c:1520 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR); |
stm32f4xx_hal_rcc_ex.c:1556 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR); |
stm32f4xx_hal_rcc_ex.c:1668 | HAL_RCCEx_GetPeriphCLKConfig() | PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos); |
stm32f4xx_hal_rcc_ex.c:2231 | HAL_RCCEx_PeriphCLKConfig() | assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ)); |
stm32f4xx_hal_rcc_ex.c:2240 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1); |
stm32f4xx_hal_rcc_ex.c:2249 | HAL_RCCEx_PeriphCLKConfig() | assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ)); |
stm32f4xx_hal_rcc_ex.c:2253 | HAL_RCCEx_PeriphCLKConfig() | __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR); |
stm32f4xx_hal_rcc_ex.c:2424 | HAL_RCCEx_GetPeriphCLKConfig() | PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos); |
stm32f4xx_hal_rcc_ex.c:2841 | HAL_RCCEx_EnablePLLI2S() | |
stm32f4xx_hal_rcc_ex.c:2865 | HAL_RCCEx_EnablePLLI2S() | |
stm32f4xx_hal_rcc_ex.c:2872 | HAL_RCCEx_EnablePLLI2S() | PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR); |
stm32f4xx_hal_rcc_ex.c:2878 | HAL_RCCEx_EnablePLLI2S() | __HAL_RCC_PLLI2S_SAICLK_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR); |