OpenOCD
armv4_5_cache_common::d_u_cache_enabled is only used within OpenOCD.
 
Symbols
loading...
Files
loading...
CodeScopeDevelopment ToolsOpenOCDarmv4_5_cache_common::d_u_cache_enabled

armv4_5_cache_common::d_u_cache_enabled field

Syntax

int d_u_cache_enabled;

References

LocationReferrerText
armv4_5_cache.h:28
int d_u_cache_enabled;
arm720t.c:202arm720t_post_debug_entry()
arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = (arm720t->cp15_control_reg & 0x4U) ? 1 : 0;
arm720t.c:236arm720t_arch_state()
state[arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled]);
arm720t.c:274arm720t_read_memory()
if (arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled) {
arm720t.c:281arm720t_read_memory()
if (arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled) {
arm720t.c:358arm720t_soft_reset_halt()
arm720t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = 0;
arm920t.c:430arm920t_post_debug_entry()
arm920t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled =
arm920t.c:527arm920t_arch_state()
state[arm920t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled],
arm920t.c:624arm920t_write_memory()
if (arm920t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled) {
arm920t.c:782arm920t_soft_reset_halt()
arm920t->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = 0;
arm926ejs.c:444arm926ejs_post_debug_entry()
arm926ejs->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = (arm926ejs->cp15_control_reg & 0x4U) ? 1 : 0;
arm926ejs.c:520arm926ejs_arch_state()
state[arm926ejs->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled],
arm926ejs.c:579arm926ejs_soft_reset_halt()
arm926ejs->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = 0;
arm926ejs.c:604arm926ejs_write_memory()
if (arm926ejs->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled) {
armv4_5_mmu.c:126armv4_5_mmu_read_physical()
armv4_5_mmu->armv4_5_cache.d_u_cache_enabled,
armv4_5_mmu.c:156armv4_5_mmu_write_physical()
armv4_5_mmu->armv4_5_cache.d_u_cache_enabled,
xscale.c:793xscale_arch_state()
state[xscale->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled],
xscale.c:986xscale_debug_entry()
xscale->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled =
xscale.c:3199xscale_handle_idcache_command()
xscale->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled = enable;
xscale.c:3209xscale_handle_idcache_command()
xscale->armv4_5_mmu.armv4_5_cache.d_u_cache_enabled;

Data Use