CMSIS + 0/1 examples
CodeScope will show references to RCC_PLLCFGR_PLLP_Pos from the following samples and libraries:
 
Symbols
loading...
Files
loading...
CodeScopeSTM32 Libraries and SamplesCMSISRCC_PLLCFGR_PLLP_Pos

RCC_PLLCFGR_PLLP_Pos macro

Syntax

#define RCC_PLLCFGR_PLLP_Pos (16U)

Examples

RCC_PLLCFGR_PLLP_Pos is referenced by 1 libraries and example projects.

References

LocationText
stm32f401xc.h:3953
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f401xe.h:3953
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f407xx.h:9519
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f410rx.h:4291
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f410tx.h:4281
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f411xe.h:3962
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f412zx.h:9306
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f413xx.h:9540
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f417xx.h:9781
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f429xx.h:10582
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f439xx.h:10856
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f446xx.h:10122
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f469xx.h:13580
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f479xx.h:13857
#define RCC_PLLCFGR_PLLP_Pos (16U)
stm32f401xc.h:3954
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f401xc.h:3956
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f401xe.h:3954
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f401xe.h:3956
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f407xx.h:9520
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f407xx.h:9522
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f410rx.h:4292
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f410rx.h:4294
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f410tx.h:4282
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f410tx.h:4284
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f411xe.h:3963
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f411xe.h:3965
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f412zx.h:9307
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f412zx.h:9309
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f413xx.h:9541
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f413xx.h:9543
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f417xx.h:9782
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f417xx.h:9784
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f429xx.h:10583
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f429xx.h:10585
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f439xx.h:10857
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f439xx.h:10859
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f446xx.h:10123
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f446xx.h:10125
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f469xx.h:13581
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f469xx.h:13583
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */
stm32f479xx.h:13858
#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */
stm32f479xx.h:13860
#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */