Device/ST/STM32F4xx/Include/stm32f446xx.h (CMSIS)

Outline

#define __STM32F446xx_H

#define __CM4_REV

#define __MPU_PRESENT

#define __NVIC_PRIO_BITS

#define __Vendor_SysTickConfig

#define __FPU_PRESENT

IRQn_Type

#include "core_cm4.h"

#include "system_stm32f4xx.h"

#include <stdint.h>

ADC_TypeDef

ADC_Common_TypeDef

CAN_TxMailBox_TypeDef

CAN_FIFOMailBox_TypeDef

CAN_FilterRegister_TypeDef

CAN_TypeDef

CEC_TypeDef

CRC_TypeDef

DAC_TypeDef

DBGMCU_TypeDef

DCMI_TypeDef

DMA_Stream_TypeDef

DMA_TypeDef

EXTI_TypeDef

FLASH_TypeDef

FMC_Bank1_TypeDef

FMC_Bank1E_TypeDef

FMC_Bank3_TypeDef

FMC_Bank5_6_TypeDef

GPIO_TypeDef

SYSCFG_TypeDef

I2C_TypeDef

FMPI2C_TypeDef

IWDG_TypeDef

PWR_TypeDef

RCC_TypeDef

RTC_TypeDef

SAI_TypeDef

SAI_Block_TypeDef

SDIO_TypeDef

SPI_TypeDef

QUADSPI_TypeDef

SPDIFRX_TypeDef

TIM_TypeDef

USART_TypeDef

WWDG_TypeDef

USB_OTG_GlobalTypeDef

USB_OTG_DeviceTypeDef

USB_OTG_INEndpointTypeDef

USB_OTG_OUTEndpointTypeDef

USB_OTG_HostTypeDef

USB_OTG_HostChannelTypeDef

#define FLASH_BASE

#define SRAM1_BASE

#define SRAM2_BASE

#define PERIPH_BASE

#define BKPSRAM_BASE

#define FMC_R_BASE

#define QSPI_R_BASE

#define SRAM1_BB_BASE

#define SRAM2_BB_BASE

#define PERIPH_BB_BASE

#define BKPSRAM_BB_BASE

#define FLASH_END

#define FLASH_OTP_BASE

#define FLASH_OTP_END

#define SRAM_BASE

#define SRAM_BB_BASE

#define APB1PERIPH_BASE

#define APB2PERIPH_BASE

#define AHB1PERIPH_BASE

#define AHB2PERIPH_BASE

#define TIM2_BASE

#define TIM3_BASE

#define TIM4_BASE

#define TIM5_BASE

#define TIM6_BASE

#define TIM7_BASE

#define TIM12_BASE

#define TIM13_BASE

#define TIM14_BASE

#define RTC_BASE

#define WWDG_BASE

#define IWDG_BASE

#define SPI2_BASE

#define SPI3_BASE

#define SPDIFRX_BASE

#define USART2_BASE

#define USART3_BASE

#define UART4_BASE

#define UART5_BASE

#define I2C1_BASE

#define I2C2_BASE

#define I2C3_BASE

#define FMPI2C1_BASE

#define CAN1_BASE

#define CAN2_BASE

#define CEC_BASE

#define PWR_BASE

#define DAC_BASE

#define TIM1_BASE

#define TIM8_BASE

#define USART1_BASE

#define USART6_BASE

#define ADC1_BASE

#define ADC2_BASE

#define ADC3_BASE

#define ADC123_COMMON_BASE

#define ADC_BASE

#define SDIO_BASE

#define SPI1_BASE

#define SPI4_BASE

#define SYSCFG_BASE

#define EXTI_BASE

#define TIM9_BASE

#define TIM10_BASE

#define TIM11_BASE

#define SAI1_BASE

#define SAI1_Block_A_BASE

#define SAI1_Block_B_BASE

#define SAI2_BASE

#define SAI2_Block_A_BASE

#define SAI2_Block_B_BASE

#define GPIOA_BASE

#define GPIOB_BASE

#define GPIOC_BASE

#define GPIOD_BASE

#define GPIOE_BASE

#define GPIOF_BASE

#define GPIOG_BASE

#define GPIOH_BASE

#define CRC_BASE

#define RCC_BASE

#define FLASH_R_BASE

#define DMA1_BASE

#define DMA1_Stream0_BASE

#define DMA1_Stream1_BASE

#define DMA1_Stream2_BASE

#define DMA1_Stream3_BASE

#define DMA1_Stream4_BASE

#define DMA1_Stream5_BASE

#define DMA1_Stream6_BASE

#define DMA1_Stream7_BASE

#define DMA2_BASE

#define DMA2_Stream0_BASE

#define DMA2_Stream1_BASE

#define DMA2_Stream2_BASE

#define DMA2_Stream3_BASE

#define DMA2_Stream4_BASE

#define DMA2_Stream5_BASE

#define DMA2_Stream6_BASE

#define DMA2_Stream7_BASE

#define DCMI_BASE

#define FMC_Bank1_R_BASE

#define FMC_Bank1E_R_BASE

#define FMC_Bank3_R_BASE

#define FMC_Bank5_6_R_BASE

#define DBGMCU_BASE

#define USB_OTG_HS_PERIPH_BASE

#define USB_OTG_FS_PERIPH_BASE

#define USB_OTG_GLOBAL_BASE

#define USB_OTG_DEVICE_BASE

#define USB_OTG_IN_ENDPOINT_BASE

#define USB_OTG_OUT_ENDPOINT_BASE

#define USB_OTG_EP_REG_SIZE

#define USB_OTG_HOST_BASE

#define USB_OTG_HOST_PORT_BASE

#define USB_OTG_HOST_CHANNEL_BASE

#define USB_OTG_HOST_CHANNEL_SIZE

#define USB_OTG_PCGCCTL_BASE

#define USB_OTG_FIFO_BASE

#define USB_OTG_FIFO_SIZE

#define UID_BASE

#define FLASHSIZE_BASE

#define PACKAGE_BASE

#define TIM2

#define TIM3

#define TIM4

#define TIM5

#define TIM6

#define TIM7

#define TIM12

#define TIM13

#define TIM14

#define RTC

#define WWDG

#define IWDG

#define SPI2

#define SPI3

#define SPDIFRX

#define USART2

#define USART3

#define UART4

#define UART5

#define I2C1

#define I2C2

#define I2C3

#define FMPI2C1

#define CAN1

#define CAN2

#define CEC

#define PWR

#define DAC1

#define DAC

#define TIM1

#define TIM8

#define USART1

#define USART6

#define ADC1

#define ADC2

#define ADC3

#define ADC123_COMMON

#define ADC

#define SDIO

#define SPI1

#define SPI4

#define SYSCFG

#define EXTI

#define TIM9

#define TIM10

#define TIM11

#define SAI1

#define SAI1_Block_A

#define SAI1_Block_B

#define SAI2

#define SAI2_Block_A

#define SAI2_Block_B

#define GPIOA

#define GPIOB

#define GPIOC

#define GPIOD

#define GPIOE

#define GPIOF

#define GPIOG

#define GPIOH

#define CRC

#define RCC

#define FLASH

#define DMA1

#define DMA1_Stream0

#define DMA1_Stream1

#define DMA1_Stream2

#define DMA1_Stream3

#define DMA1_Stream4

#define DMA1_Stream5

#define DMA1_Stream6

#define DMA1_Stream7

#define DMA2

#define DMA2_Stream0

#define DMA2_Stream1

#define DMA2_Stream2

#define DMA2_Stream3

#define DMA2_Stream4

#define DMA2_Stream5

#define DMA2_Stream6

#define DMA2_Stream7

#define DCMI

#define FMC_Bank1

#define FMC_Bank1E

#define FMC_Bank3

#define FMC_Bank5_6

#define QUADSPI

#define DBGMCU

#define USB_OTG_FS

#define USB_OTG_HS

#define LSI_STARTUP_TIME

...

#define ADC_MULTIMODE_SUPPORT

Bit definition for ADC_SR register

#define ADC_SR_AWD_Pos

#define ADC_SR_AWD_Msk

#define ADC_SR_AWD

#define ADC_SR_EOC_Pos

#define ADC_SR_EOC_Msk

#define ADC_SR_EOC

#define ADC_SR_JEOC_Pos

#define ADC_SR_JEOC_Msk

#define ADC_SR_JEOC

#define ADC_SR_JSTRT_Pos

#define ADC_SR_JSTRT_Msk

#define ADC_SR_JSTRT

#define ADC_SR_STRT_Pos

#define ADC_SR_STRT_Msk

#define ADC_SR_STRT

#define ADC_SR_OVR_Pos

#define ADC_SR_OVR_Msk

#define ADC_SR_OVR

Bit definition for ADC_CR1 register

#define ADC_CR1_AWDCH_Pos

#define ADC_CR1_AWDCH_Msk

#define ADC_CR1_AWDCH

#define ADC_CR1_AWDCH_0

#define ADC_CR1_AWDCH_1

#define ADC_CR1_AWDCH_2

#define ADC_CR1_AWDCH_3

#define ADC_CR1_AWDCH_4

#define ADC_CR1_EOCIE_Pos

#define ADC_CR1_EOCIE_Msk

#define ADC_CR1_EOCIE

#define ADC_CR1_AWDIE_Pos

#define ADC_CR1_AWDIE_Msk

#define ADC_CR1_AWDIE

#define ADC_CR1_JEOCIE_Pos

#define ADC_CR1_JEOCIE_Msk

#define ADC_CR1_JEOCIE

#define ADC_CR1_SCAN_Pos

#define ADC_CR1_SCAN_Msk

#define ADC_CR1_SCAN

#define ADC_CR1_AWDSGL_Pos

#define ADC_CR1_AWDSGL_Msk

#define ADC_CR1_AWDSGL

#define ADC_CR1_JAUTO_Pos

#define ADC_CR1_JAUTO_Msk

#define ADC_CR1_JAUTO

#define ADC_CR1_DISCEN_Pos

#define ADC_CR1_DISCEN_Msk

#define ADC_CR1_DISCEN

#define ADC_CR1_JDISCEN_Pos

#define ADC_CR1_JDISCEN_Msk

#define ADC_CR1_JDISCEN

#define ADC_CR1_DISCNUM_Pos

#define ADC_CR1_DISCNUM_Msk

#define ADC_CR1_DISCNUM

#define ADC_CR1_DISCNUM_0

#define ADC_CR1_DISCNUM_1

#define ADC_CR1_DISCNUM_2

#define ADC_CR1_JAWDEN_Pos

#define ADC_CR1_JAWDEN_Msk

#define ADC_CR1_JAWDEN

#define ADC_CR1_AWDEN_Pos

#define ADC_CR1_AWDEN_Msk

#define ADC_CR1_AWDEN

#define ADC_CR1_RES_Pos

#define ADC_CR1_RES_Msk

#define ADC_CR1_RES

#define ADC_CR1_RES_0

#define ADC_CR1_RES_1

#define ADC_CR1_OVRIE_Pos

#define ADC_CR1_OVRIE_Msk

#define ADC_CR1_OVRIE

Bit definition for ADC_CR2 register

#define ADC_CR2_ADON_Pos

#define ADC_CR2_ADON_Msk

#define ADC_CR2_ADON

#define ADC_CR2_CONT_Pos

#define ADC_CR2_CONT_Msk

#define ADC_CR2_CONT

#define ADC_CR2_DMA_Pos

#define ADC_CR2_DMA_Msk

#define ADC_CR2_DMA

#define ADC_CR2_DDS_Pos

#define ADC_CR2_DDS_Msk

#define ADC_CR2_DDS

#define ADC_CR2_EOCS_Pos

#define ADC_CR2_EOCS_Msk

#define ADC_CR2_EOCS

#define ADC_CR2_ALIGN_Pos

#define ADC_CR2_ALIGN_Msk

#define ADC_CR2_ALIGN

#define ADC_CR2_JEXTSEL_Pos

#define ADC_CR2_JEXTSEL_Msk

#define ADC_CR2_JEXTSEL

#define ADC_CR2_JEXTSEL_0

#define ADC_CR2_JEXTSEL_1

#define ADC_CR2_JEXTSEL_2

#define ADC_CR2_JEXTSEL_3

#define ADC_CR2_JEXTEN_Pos

#define ADC_CR2_JEXTEN_Msk

#define ADC_CR2_JEXTEN

#define ADC_CR2_JEXTEN_0

#define ADC_CR2_JEXTEN_1

#define ADC_CR2_JSWSTART_Pos

#define ADC_CR2_JSWSTART_Msk

#define ADC_CR2_JSWSTART

#define ADC_CR2_EXTSEL_Pos

#define ADC_CR2_EXTSEL_Msk

#define ADC_CR2_EXTSEL

#define ADC_CR2_EXTSEL_0

#define ADC_CR2_EXTSEL_1

#define ADC_CR2_EXTSEL_2

#define ADC_CR2_EXTSEL_3

#define ADC_CR2_EXTEN_Pos

#define ADC_CR2_EXTEN_Msk

#define ADC_CR2_EXTEN

#define ADC_CR2_EXTEN_0

#define ADC_CR2_EXTEN_1

#define ADC_CR2_SWSTART_Pos

#define ADC_CR2_SWSTART_Msk

#define ADC_CR2_SWSTART

Bit definition for ADC_SMPR1 register

#define ADC_SMPR1_SMP10_Pos

#define ADC_SMPR1_SMP10_Msk

#define ADC_SMPR1_SMP10

#define ADC_SMPR1_SMP10_0

#define ADC_SMPR1_SMP10_1

#define ADC_SMPR1_SMP10_2

#define ADC_SMPR1_SMP11_Pos

#define ADC_SMPR1_SMP11_Msk

#define ADC_SMPR1_SMP11

#define ADC_SMPR1_SMP11_0

#define ADC_SMPR1_SMP11_1

#define ADC_SMPR1_SMP11_2

#define ADC_SMPR1_SMP12_Pos

#define ADC_SMPR1_SMP12_Msk

#define ADC_SMPR1_SMP12

#define ADC_SMPR1_SMP12_0

#define ADC_SMPR1_SMP12_1

#define ADC_SMPR1_SMP12_2

#define ADC_SMPR1_SMP13_Pos

#define ADC_SMPR1_SMP13_Msk

#define ADC_SMPR1_SMP13

#define ADC_SMPR1_SMP13_0

#define ADC_SMPR1_SMP13_1

#define ADC_SMPR1_SMP13_2

#define ADC_SMPR1_SMP14_Pos

#define ADC_SMPR1_SMP14_Msk

#define ADC_SMPR1_SMP14

#define ADC_SMPR1_SMP14_0

#define ADC_SMPR1_SMP14_1

#define ADC_SMPR1_SMP14_2

#define ADC_SMPR1_SMP15_Pos

#define ADC_SMPR1_SMP15_Msk

#define ADC_SMPR1_SMP15

#define ADC_SMPR1_SMP15_0

#define ADC_SMPR1_SMP15_1

#define ADC_SMPR1_SMP15_2

#define ADC_SMPR1_SMP16_Pos

#define ADC_SMPR1_SMP16_Msk

#define ADC_SMPR1_SMP16

#define ADC_SMPR1_SMP16_0

#define ADC_SMPR1_SMP16_1

#define ADC_SMPR1_SMP16_2

#define ADC_SMPR1_SMP17_Pos

#define ADC_SMPR1_SMP17_Msk

#define ADC_SMPR1_SMP17

#define ADC_SMPR1_SMP17_0

#define ADC_SMPR1_SMP17_1

#define ADC_SMPR1_SMP17_2

#define ADC_SMPR1_SMP18_Pos

#define ADC_SMPR1_SMP18_Msk

#define ADC_SMPR1_SMP18

#define ADC_SMPR1_SMP18_0

#define ADC_SMPR1_SMP18_1

#define ADC_SMPR1_SMP18_2

Bit definition for ADC_SMPR2 register

#define ADC_SMPR2_SMP0_Pos

#define ADC_SMPR2_SMP0_Msk

#define ADC_SMPR2_SMP0

#define ADC_SMPR2_SMP0_0

#define ADC_SMPR2_SMP0_1

#define ADC_SMPR2_SMP0_2

#define ADC_SMPR2_SMP1_Pos

#define ADC_SMPR2_SMP1_Msk

#define ADC_SMPR2_SMP1

#define ADC_SMPR2_SMP1_0

#define ADC_SMPR2_SMP1_1

#define ADC_SMPR2_SMP1_2

#define ADC_SMPR2_SMP2_Pos

#define ADC_SMPR2_SMP2_Msk

#define ADC_SMPR2_SMP2

#define ADC_SMPR2_SMP2_0

#define ADC_SMPR2_SMP2_1

#define ADC_SMPR2_SMP2_2

#define ADC_SMPR2_SMP3_Pos

#define ADC_SMPR2_SMP3_Msk

#define ADC_SMPR2_SMP3

#define ADC_SMPR2_SMP3_0

#define ADC_SMPR2_SMP3_1

#define ADC_SMPR2_SMP3_2

#define ADC_SMPR2_SMP4_Pos

#define ADC_SMPR2_SMP4_Msk

#define ADC_SMPR2_SMP4

#define ADC_SMPR2_SMP4_0

#define ADC_SMPR2_SMP4_1

#define ADC_SMPR2_SMP4_2

#define ADC_SMPR2_SMP5_Pos

#define ADC_SMPR2_SMP5_Msk

#define ADC_SMPR2_SMP5

#define ADC_SMPR2_SMP5_0

#define ADC_SMPR2_SMP5_1

#define ADC_SMPR2_SMP5_2

#define ADC_SMPR2_SMP6_Pos

#define ADC_SMPR2_SMP6_Msk

#define ADC_SMPR2_SMP6

#define ADC_SMPR2_SMP6_0

#define ADC_SMPR2_SMP6_1

#define ADC_SMPR2_SMP6_2

#define ADC_SMPR2_SMP7_Pos

#define ADC_SMPR2_SMP7_Msk

#define ADC_SMPR2_SMP7

#define ADC_SMPR2_SMP7_0

#define ADC_SMPR2_SMP7_1

#define ADC_SMPR2_SMP7_2

#define ADC_SMPR2_SMP8_Pos

#define ADC_SMPR2_SMP8_Msk

#define ADC_SMPR2_SMP8

#define ADC_SMPR2_SMP8_0

#define ADC_SMPR2_SMP8_1

#define ADC_SMPR2_SMP8_2

#define ADC_SMPR2_SMP9_Pos

#define ADC_SMPR2_SMP9_Msk

#define ADC_SMPR2_SMP9

#define ADC_SMPR2_SMP9_0

#define ADC_SMPR2_SMP9_1

#define ADC_SMPR2_SMP9_2

Bit definition for ADC_JOFR1 register

#define ADC_JOFR1_JOFFSET1_Pos

#define ADC_JOFR1_JOFFSET1_Msk

#define ADC_JOFR1_JOFFSET1

Bit definition for ADC_JOFR2 register

#define ADC_JOFR2_JOFFSET2_Pos

#define ADC_JOFR2_JOFFSET2_Msk

#define ADC_JOFR2_JOFFSET2

Bit definition for ADC_JOFR3 register

#define ADC_JOFR3_JOFFSET3_Pos

#define ADC_JOFR3_JOFFSET3_Msk

#define ADC_JOFR3_JOFFSET3

Bit definition for ADC_JOFR4 register

#define ADC_JOFR4_JOFFSET4_Pos

#define ADC_JOFR4_JOFFSET4_Msk

#define ADC_JOFR4_JOFFSET4

Bit definition for ADC_HTR register

#define ADC_HTR_HT_Pos

#define ADC_HTR_HT_Msk

#define ADC_HTR_HT

Bit definition for ADC_LTR register

#define ADC_LTR_LT_Pos

#define ADC_LTR_LT_Msk

#define ADC_LTR_LT

Bit definition for ADC_SQR1 register

#define ADC_SQR1_SQ13_Pos

#define ADC_SQR1_SQ13_Msk

#define ADC_SQR1_SQ13

#define ADC_SQR1_SQ13_0

#define ADC_SQR1_SQ13_1

#define ADC_SQR1_SQ13_2

#define ADC_SQR1_SQ13_3

#define ADC_SQR1_SQ13_4

#define ADC_SQR1_SQ14_Pos

#define ADC_SQR1_SQ14_Msk

#define ADC_SQR1_SQ14

#define ADC_SQR1_SQ14_0

#define ADC_SQR1_SQ14_1

#define ADC_SQR1_SQ14_2

#define ADC_SQR1_SQ14_3

#define ADC_SQR1_SQ14_4

#define ADC_SQR1_SQ15_Pos

#define ADC_SQR1_SQ15_Msk

#define ADC_SQR1_SQ15

#define ADC_SQR1_SQ15_0

#define ADC_SQR1_SQ15_1

#define ADC_SQR1_SQ15_2

#define ADC_SQR1_SQ15_3

#define ADC_SQR1_SQ15_4

#define ADC_SQR1_SQ16_Pos

#define ADC_SQR1_SQ16_Msk

#define ADC_SQR1_SQ16

#define ADC_SQR1_SQ16_0

#define ADC_SQR1_SQ16_1

#define ADC_SQR1_SQ16_2

#define ADC_SQR1_SQ16_3

#define ADC_SQR1_SQ16_4

#define ADC_SQR1_L_Pos

#define ADC_SQR1_L_Msk

#define ADC_SQR1_L

#define ADC_SQR1_L_0

#define ADC_SQR1_L_1

#define ADC_SQR1_L_2

#define ADC_SQR1_L_3

Bit definition for ADC_SQR2 register

#define ADC_SQR2_SQ7_Pos

#define ADC_SQR2_SQ7_Msk

#define ADC_SQR2_SQ7

#define ADC_SQR2_SQ7_0

#define ADC_SQR2_SQ7_1

#define ADC_SQR2_SQ7_2

#define ADC_SQR2_SQ7_3

#define ADC_SQR2_SQ7_4

#define ADC_SQR2_SQ8_Pos

#define ADC_SQR2_SQ8_Msk

#define ADC_SQR2_SQ8

#define ADC_SQR2_SQ8_0

#define ADC_SQR2_SQ8_1

#define ADC_SQR2_SQ8_2

#define ADC_SQR2_SQ8_3

#define ADC_SQR2_SQ8_4

#define ADC_SQR2_SQ9_Pos

#define ADC_SQR2_SQ9_Msk

#define ADC_SQR2_SQ9

#define ADC_SQR2_SQ9_0

#define ADC_SQR2_SQ9_1

#define ADC_SQR2_SQ9_2

#define ADC_SQR2_SQ9_3

#define ADC_SQR2_SQ9_4

#define ADC_SQR2_SQ10_Pos

#define ADC_SQR2_SQ10_Msk

#define ADC_SQR2_SQ10

#define ADC_SQR2_SQ10_0

#define ADC_SQR2_SQ10_1

#define ADC_SQR2_SQ10_2

#define ADC_SQR2_SQ10_3

#define ADC_SQR2_SQ10_4

#define ADC_SQR2_SQ11_Pos

#define ADC_SQR2_SQ11_Msk

#define ADC_SQR2_SQ11

#define ADC_SQR2_SQ11_0

#define ADC_SQR2_SQ11_1

#define ADC_SQR2_SQ11_2

#define ADC_SQR2_SQ11_3

#define ADC_SQR2_SQ11_4

#define ADC_SQR2_SQ12_Pos

#define ADC_SQR2_SQ12_Msk

#define ADC_SQR2_SQ12

#define ADC_SQR2_SQ12_0

#define ADC_SQR2_SQ12_1

#define ADC_SQR2_SQ12_2

#define ADC_SQR2_SQ12_3

#define ADC_SQR2_SQ12_4

Bit definition for ADC_SQR3 register

#define ADC_SQR3_SQ1_Pos

#define ADC_SQR3_SQ1_Msk

#define ADC_SQR3_SQ1

#define ADC_SQR3_SQ1_0

#define ADC_SQR3_SQ1_1

#define ADC_SQR3_SQ1_2

#define ADC_SQR3_SQ1_3

#define ADC_SQR3_SQ1_4

#define ADC_SQR3_SQ2_Pos

#define ADC_SQR3_SQ2_Msk

#define ADC_SQR3_SQ2

#define ADC_SQR3_SQ2_0

#define ADC_SQR3_SQ2_1

#define ADC_SQR3_SQ2_2

#define ADC_SQR3_SQ2_3

#define ADC_SQR3_SQ2_4

#define ADC_SQR3_SQ3_Pos

#define ADC_SQR3_SQ3_Msk

#define ADC_SQR3_SQ3

#define ADC_SQR3_SQ3_0

#define ADC_SQR3_SQ3_1

#define ADC_SQR3_SQ3_2

#define ADC_SQR3_SQ3_3

#define ADC_SQR3_SQ3_4

#define ADC_SQR3_SQ4_Pos

#define ADC_SQR3_SQ4_Msk

#define ADC_SQR3_SQ4

#define ADC_SQR3_SQ4_0

#define ADC_SQR3_SQ4_1

#define ADC_SQR3_SQ4_2

#define ADC_SQR3_SQ4_3

#define ADC_SQR3_SQ4_4

#define ADC_SQR3_SQ5_Pos

#define ADC_SQR3_SQ5_Msk

#define ADC_SQR3_SQ5

#define ADC_SQR3_SQ5_0

#define ADC_SQR3_SQ5_1

#define ADC_SQR3_SQ5_2

#define ADC_SQR3_SQ5_3

#define ADC_SQR3_SQ5_4

#define ADC_SQR3_SQ6_Pos

#define ADC_SQR3_SQ6_Msk

#define ADC_SQR3_SQ6

#define ADC_SQR3_SQ6_0

#define ADC_SQR3_SQ6_1

#define ADC_SQR3_SQ6_2

#define ADC_SQR3_SQ6_3

#define ADC_SQR3_SQ6_4

Bit definition for ADC_JSQR register

#define ADC_JSQR_JSQ1_Pos

#define ADC_JSQR_JSQ1_Msk

#define ADC_JSQR_JSQ1

#define ADC_JSQR_JSQ1_0

#define ADC_JSQR_JSQ1_1

#define ADC_JSQR_JSQ1_2

#define ADC_JSQR_JSQ1_3

#define ADC_JSQR_JSQ1_4

#define ADC_JSQR_JSQ2_Pos

#define ADC_JSQR_JSQ2_Msk

#define ADC_JSQR_JSQ2

#define ADC_JSQR_JSQ2_0

#define ADC_JSQR_JSQ2_1

#define ADC_JSQR_JSQ2_2

#define ADC_JSQR_JSQ2_3

#define ADC_JSQR_JSQ2_4

#define ADC_JSQR_JSQ3_Pos

#define ADC_JSQR_JSQ3_Msk

#define ADC_JSQR_JSQ3

#define ADC_JSQR_JSQ3_0

#define ADC_JSQR_JSQ3_1

#define ADC_JSQR_JSQ3_2

#define ADC_JSQR_JSQ3_3

#define ADC_JSQR_JSQ3_4

#define ADC_JSQR_JSQ4_Pos

#define ADC_JSQR_JSQ4_Msk

#define ADC_JSQR_JSQ4

#define ADC_JSQR_JSQ4_0

#define ADC_JSQR_JSQ4_1

#define ADC_JSQR_JSQ4_2

#define ADC_JSQR_JSQ4_3

#define ADC_JSQR_JSQ4_4

#define ADC_JSQR_JL_Pos

#define ADC_JSQR_JL_Msk

#define ADC_JSQR_JL

#define ADC_JSQR_JL_0

#define ADC_JSQR_JL_1

Bit definition for ADC_JDR1 register

#define ADC_JDR1_JDATA_Pos

#define ADC_JDR1_JDATA_Msk

#define ADC_JDR1_JDATA

Bit definition for ADC_JDR2 register

#define ADC_JDR2_JDATA_Pos

#define ADC_JDR2_JDATA_Msk

#define ADC_JDR2_JDATA

Bit definition for ADC_JDR3 register

#define ADC_JDR3_JDATA_Pos

#define ADC_JDR3_JDATA_Msk

#define ADC_JDR3_JDATA

Bit definition for ADC_JDR4 register

#define ADC_JDR4_JDATA_Pos

#define ADC_JDR4_JDATA_Msk

#define ADC_JDR4_JDATA

Bit definition for ADC_DR register

#define ADC_DR_DATA_Pos

#define ADC_DR_DATA_Msk

#define ADC_DR_DATA

#define ADC_DR_ADC2DATA_Pos

#define ADC_DR_ADC2DATA_Msk

#define ADC_DR_ADC2DATA

Bit definition for ADC_CSR register

#define ADC_CSR_AWD1_Pos

#define ADC_CSR_AWD1_Msk

#define ADC_CSR_AWD1

#define ADC_CSR_EOC1_Pos

#define ADC_CSR_EOC1_Msk

#define ADC_CSR_EOC1

#define ADC_CSR_JEOC1_Pos

#define ADC_CSR_JEOC1_Msk

#define ADC_CSR_JEOC1

#define ADC_CSR_JSTRT1_Pos

#define ADC_CSR_JSTRT1_Msk

#define ADC_CSR_JSTRT1

#define ADC_CSR_STRT1_Pos

#define ADC_CSR_STRT1_Msk

#define ADC_CSR_STRT1

#define ADC_CSR_OVR1_Pos

#define ADC_CSR_OVR1_Msk

#define ADC_CSR_OVR1

#define ADC_CSR_AWD2_Pos

#define ADC_CSR_AWD2_Msk

#define ADC_CSR_AWD2

#define ADC_CSR_EOC2_Pos

#define ADC_CSR_EOC2_Msk

#define ADC_CSR_EOC2

#define ADC_CSR_JEOC2_Pos

#define ADC_CSR_JEOC2_Msk

#define ADC_CSR_JEOC2

#define ADC_CSR_JSTRT2_Pos

#define ADC_CSR_JSTRT2_Msk

#define ADC_CSR_JSTRT2

#define ADC_CSR_STRT2_Pos

#define ADC_CSR_STRT2_Msk

#define ADC_CSR_STRT2

#define ADC_CSR_OVR2_Pos

#define ADC_CSR_OVR2_Msk

#define ADC_CSR_OVR2

#define ADC_CSR_AWD3_Pos

#define ADC_CSR_AWD3_Msk

#define ADC_CSR_AWD3

#define ADC_CSR_EOC3_Pos

#define ADC_CSR_EOC3_Msk

#define ADC_CSR_EOC3

#define ADC_CSR_JEOC3_Pos

#define ADC_CSR_JEOC3_Msk

#define ADC_CSR_JEOC3

#define ADC_CSR_JSTRT3_Pos

#define ADC_CSR_JSTRT3_Msk

#define ADC_CSR_JSTRT3

#define ADC_CSR_STRT3_Pos

#define ADC_CSR_STRT3_Msk

#define ADC_CSR_STRT3

#define ADC_CSR_OVR3_Pos

#define ADC_CSR_OVR3_Msk

#define ADC_CSR_OVR3

#define ADC_CSR_DOVR1

#define ADC_CSR_DOVR2

#define ADC_CSR_DOVR3

Bit definition for ADC_CCR register

#define ADC_CCR_MULTI_Pos

#define ADC_CCR_MULTI_Msk

#define ADC_CCR_MULTI

#define ADC_CCR_MULTI_0

#define ADC_CCR_MULTI_1

#define ADC_CCR_MULTI_2

#define ADC_CCR_MULTI_3

#define ADC_CCR_MULTI_4

#define ADC_CCR_DELAY_Pos

#define ADC_CCR_DELAY_Msk

#define ADC_CCR_DELAY

#define ADC_CCR_DELAY_0

#define ADC_CCR_DELAY_1

#define ADC_CCR_DELAY_2

#define ADC_CCR_DELAY_3

#define ADC_CCR_DDS_Pos

#define ADC_CCR_DDS_Msk

#define ADC_CCR_DDS

#define ADC_CCR_DMA_Pos

#define ADC_CCR_DMA_Msk

#define ADC_CCR_DMA

#define ADC_CCR_DMA_0

#define ADC_CCR_DMA_1

#define ADC_CCR_ADCPRE_Pos

#define ADC_CCR_ADCPRE_Msk

#define ADC_CCR_ADCPRE

#define ADC_CCR_ADCPRE_0

#define ADC_CCR_ADCPRE_1

#define ADC_CCR_VBATE_Pos

#define ADC_CCR_VBATE_Msk

#define ADC_CCR_VBATE

#define ADC_CCR_TSVREFE_Pos

#define ADC_CCR_TSVREFE_Msk

#define ADC_CCR_TSVREFE

Bit definition for ADC_CDR register

#define ADC_CDR_DATA1_Pos

#define ADC_CDR_DATA1_Msk

#define ADC_CDR_DATA1

#define ADC_CDR_DATA2_Pos

#define ADC_CDR_DATA2_Msk

#define ADC_CDR_DATA2

#define ADC_CDR_RDATA_MST

#define ADC_CDR_RDATA_SLV

...

Bit definition for CAN_MCR register

#define CAN_MCR_INRQ_Pos

#define CAN_MCR_INRQ_Msk

#define CAN_MCR_INRQ

#define CAN_MCR_SLEEP_Pos

#define CAN_MCR_SLEEP_Msk

#define CAN_MCR_SLEEP

#define CAN_MCR_TXFP_Pos

#define CAN_MCR_TXFP_Msk

#define CAN_MCR_TXFP

#define CAN_MCR_RFLM_Pos

#define CAN_MCR_RFLM_Msk

#define CAN_MCR_RFLM

#define CAN_MCR_NART_Pos

#define CAN_MCR_NART_Msk

#define CAN_MCR_NART

#define CAN_MCR_AWUM_Pos

#define CAN_MCR_AWUM_Msk

#define CAN_MCR_AWUM

#define CAN_MCR_ABOM_Pos

#define CAN_MCR_ABOM_Msk

#define CAN_MCR_ABOM

#define CAN_MCR_TTCM_Pos

#define CAN_MCR_TTCM_Msk

#define CAN_MCR_TTCM

#define CAN_MCR_RESET_Pos

#define CAN_MCR_RESET_Msk

#define CAN_MCR_RESET

#define CAN_MCR_DBF_Pos

#define CAN_MCR_DBF_Msk

#define CAN_MCR_DBF

Bit definition for CAN_MSR register

#define CAN_MSR_INAK_Pos

#define CAN_MSR_INAK_Msk

#define CAN_MSR_INAK

#define CAN_MSR_SLAK_Pos

#define CAN_MSR_SLAK_Msk

#define CAN_MSR_SLAK

#define CAN_MSR_ERRI_Pos

#define CAN_MSR_ERRI_Msk

#define CAN_MSR_ERRI

#define CAN_MSR_WKUI_Pos

#define CAN_MSR_WKUI_Msk

#define CAN_MSR_WKUI

#define CAN_MSR_SLAKI_Pos

#define CAN_MSR_SLAKI_Msk

#define CAN_MSR_SLAKI

#define CAN_MSR_TXM_Pos

#define CAN_MSR_TXM_Msk

#define CAN_MSR_TXM

#define CAN_MSR_RXM_Pos

#define CAN_MSR_RXM_Msk

#define CAN_MSR_RXM

#define CAN_MSR_SAMP_Pos

#define CAN_MSR_SAMP_Msk

#define CAN_MSR_SAMP

#define CAN_MSR_RX_Pos

#define CAN_MSR_RX_Msk

#define CAN_MSR_RX

Bit definition for CAN_TSR register

#define CAN_TSR_RQCP0_Pos

#define CAN_TSR_RQCP0_Msk

#define CAN_TSR_RQCP0

#define CAN_TSR_TXOK0_Pos

#define CAN_TSR_TXOK0_Msk

#define CAN_TSR_TXOK0

#define CAN_TSR_ALST0_Pos

#define CAN_TSR_ALST0_Msk

#define CAN_TSR_ALST0

#define CAN_TSR_TERR0_Pos

#define CAN_TSR_TERR0_Msk

#define CAN_TSR_TERR0

#define CAN_TSR_ABRQ0_Pos

#define CAN_TSR_ABRQ0_Msk

#define CAN_TSR_ABRQ0

#define CAN_TSR_RQCP1_Pos

#define CAN_TSR_RQCP1_Msk

#define CAN_TSR_RQCP1

#define CAN_TSR_TXOK1_Pos

#define CAN_TSR_TXOK1_Msk

#define CAN_TSR_TXOK1

#define CAN_TSR_ALST1_Pos

#define CAN_TSR_ALST1_Msk

#define CAN_TSR_ALST1

#define CAN_TSR_TERR1_Pos

#define CAN_TSR_TERR1_Msk

#define CAN_TSR_TERR1

#define CAN_TSR_ABRQ1_Pos

#define CAN_TSR_ABRQ1_Msk

#define CAN_TSR_ABRQ1

#define CAN_TSR_RQCP2_Pos

#define CAN_TSR_RQCP2_Msk

#define CAN_TSR_RQCP2

#define CAN_TSR_TXOK2_Pos

#define CAN_TSR_TXOK2_Msk

#define CAN_TSR_TXOK2

#define CAN_TSR_ALST2_Pos

#define CAN_TSR_ALST2_Msk

#define CAN_TSR_ALST2

#define CAN_TSR_TERR2_Pos

#define CAN_TSR_TERR2_Msk

#define CAN_TSR_TERR2

#define CAN_TSR_ABRQ2_Pos

#define CAN_TSR_ABRQ2_Msk

#define CAN_TSR_ABRQ2

#define CAN_TSR_CODE_Pos

#define CAN_TSR_CODE_Msk

#define CAN_TSR_CODE

#define CAN_TSR_TME_Pos

#define CAN_TSR_TME_Msk

#define CAN_TSR_TME

#define CAN_TSR_TME0_Pos

#define CAN_TSR_TME0_Msk

#define CAN_TSR_TME0

#define CAN_TSR_TME1_Pos

#define CAN_TSR_TME1_Msk

#define CAN_TSR_TME1

#define CAN_TSR_TME2_Pos

#define CAN_TSR_TME2_Msk

#define CAN_TSR_TME2

#define CAN_TSR_LOW_Pos

#define CAN_TSR_LOW_Msk

#define CAN_TSR_LOW

#define CAN_TSR_LOW0_Pos

#define CAN_TSR_LOW0_Msk

#define CAN_TSR_LOW0

#define CAN_TSR_LOW1_Pos

#define CAN_TSR_LOW1_Msk

#define CAN_TSR_LOW1

#define CAN_TSR_LOW2_Pos

#define CAN_TSR_LOW2_Msk

#define CAN_TSR_LOW2

Bit definition for CAN_RF0R register

#define CAN_RF0R_FMP0_Pos

#define CAN_RF0R_FMP0_Msk

#define CAN_RF0R_FMP0

#define CAN_RF0R_FULL0_Pos

#define CAN_RF0R_FULL0_Msk

#define CAN_RF0R_FULL0

#define CAN_RF0R_FOVR0_Pos

#define CAN_RF0R_FOVR0_Msk

#define CAN_RF0R_FOVR0

#define CAN_RF0R_RFOM0_Pos

#define CAN_RF0R_RFOM0_Msk

#define CAN_RF0R_RFOM0

Bit definition for CAN_RF1R register

#define CAN_RF1R_FMP1_Pos

#define CAN_RF1R_FMP1_Msk

#define CAN_RF1R_FMP1

#define CAN_RF1R_FULL1_Pos

#define CAN_RF1R_FULL1_Msk

#define CAN_RF1R_FULL1

#define CAN_RF1R_FOVR1_Pos

#define CAN_RF1R_FOVR1_Msk

#define CAN_RF1R_FOVR1

#define CAN_RF1R_RFOM1_Pos

#define CAN_RF1R_RFOM1_Msk

#define CAN_RF1R_RFOM1

Bit definition for CAN_IER register

#define CAN_IER_TMEIE_Pos

#define CAN_IER_TMEIE_Msk

#define CAN_IER_TMEIE

#define CAN_IER_FMPIE0_Pos

#define CAN_IER_FMPIE0_Msk

#define CAN_IER_FMPIE0

#define CAN_IER_FFIE0_Pos

#define CAN_IER_FFIE0_Msk

#define CAN_IER_FFIE0

#define CAN_IER_FOVIE0_Pos

#define CAN_IER_FOVIE0_Msk

#define CAN_IER_FOVIE0

#define CAN_IER_FMPIE1_Pos

#define CAN_IER_FMPIE1_Msk

#define CAN_IER_FMPIE1

#define CAN_IER_FFIE1_Pos

#define CAN_IER_FFIE1_Msk

#define CAN_IER_FFIE1

#define CAN_IER_FOVIE1_Pos

#define CAN_IER_FOVIE1_Msk

#define CAN_IER_FOVIE1

#define CAN_IER_EWGIE_Pos

#define CAN_IER_EWGIE_Msk

#define CAN_IER_EWGIE

#define CAN_IER_EPVIE_Pos

#define CAN_IER_EPVIE_Msk

#define CAN_IER_EPVIE

#define CAN_IER_BOFIE_Pos

#define CAN_IER_BOFIE_Msk

#define CAN_IER_BOFIE

#define CAN_IER_LECIE_Pos

#define CAN_IER_LECIE_Msk

#define CAN_IER_LECIE

#define CAN_IER_ERRIE_Pos

#define CAN_IER_ERRIE_Msk

#define CAN_IER_ERRIE

#define CAN_IER_WKUIE_Pos

#define CAN_IER_WKUIE_Msk

#define CAN_IER_WKUIE

#define CAN_IER_SLKIE_Pos

#define CAN_IER_SLKIE_Msk

#define CAN_IER_SLKIE

#define CAN_IER_EWGIE_Pos

Bit definition for CAN_ESR register

#define CAN_ESR_EWGF_Pos

#define CAN_ESR_EWGF_Msk

#define CAN_ESR_EWGF

#define CAN_ESR_EPVF_Pos

#define CAN_ESR_EPVF_Msk

#define CAN_ESR_EPVF

#define CAN_ESR_BOFF_Pos

#define CAN_ESR_BOFF_Msk

#define CAN_ESR_BOFF

#define CAN_ESR_LEC_Pos

#define CAN_ESR_LEC_Msk

#define CAN_ESR_LEC

#define CAN_ESR_LEC_0

#define CAN_ESR_LEC_1

#define CAN_ESR_LEC_2

#define CAN_ESR_TEC_Pos

#define CAN_ESR_TEC_Msk

#define CAN_ESR_TEC

#define CAN_ESR_REC_Pos

#define CAN_ESR_REC_Msk

#define CAN_ESR_REC

Bit definition for CAN_BTR register

#define CAN_BTR_BRP_Pos

#define CAN_BTR_BRP_Msk

#define CAN_BTR_BRP

#define CAN_BTR_TS1_Pos

#define CAN_BTR_TS1_Msk

#define CAN_BTR_TS1

#define CAN_BTR_TS1_0

#define CAN_BTR_TS1_1

#define CAN_BTR_TS1_2

#define CAN_BTR_TS1_3

#define CAN_BTR_TS2_Pos

#define CAN_BTR_TS2_Msk

#define CAN_BTR_TS2

#define CAN_BTR_TS2_0

#define CAN_BTR_TS2_1

#define CAN_BTR_TS2_2

#define CAN_BTR_SJW_Pos

#define CAN_BTR_SJW_Msk

#define CAN_BTR_SJW

#define CAN_BTR_SJW_0

#define CAN_BTR_SJW_1

#define CAN_BTR_LBKM_Pos

#define CAN_BTR_LBKM_Msk

#define CAN_BTR_LBKM

#define CAN_BTR_SILM_Pos

#define CAN_BTR_SILM_Msk

#define CAN_BTR_SILM

Bit definition for CAN_TI0R register

#define CAN_TI0R_TXRQ_Pos

#define CAN_TI0R_TXRQ_Msk

#define CAN_TI0R_TXRQ

#define CAN_TI0R_RTR_Pos

#define CAN_TI0R_RTR_Msk

#define CAN_TI0R_RTR

#define CAN_TI0R_IDE_Pos

#define CAN_TI0R_IDE_Msk

#define CAN_TI0R_IDE

#define CAN_TI0R_EXID_Pos

#define CAN_TI0R_EXID_Msk

#define CAN_TI0R_EXID

#define CAN_TI0R_STID_Pos

#define CAN_TI0R_STID_Msk

#define CAN_TI0R_STID

Bit definition for CAN_TDT0R register

#define CAN_TDT0R_DLC_Pos

#define CAN_TDT0R_DLC_Msk

#define CAN_TDT0R_DLC

#define CAN_TDT0R_TGT_Pos

#define CAN_TDT0R_TGT_Msk

#define CAN_TDT0R_TGT

#define CAN_TDT0R_TIME_Pos

#define CAN_TDT0R_TIME_Msk

#define CAN_TDT0R_TIME

Bit definition for CAN_TDL0R register

#define CAN_TDL0R_DATA0_Pos

#define CAN_TDL0R_DATA0_Msk

#define CAN_TDL0R_DATA0

#define CAN_TDL0R_DATA1_Pos

#define CAN_TDL0R_DATA1_Msk

#define CAN_TDL0R_DATA1

#define CAN_TDL0R_DATA2_Pos

#define CAN_TDL0R_DATA2_Msk

#define CAN_TDL0R_DATA2

#define CAN_TDL0R_DATA3_Pos

#define CAN_TDL0R_DATA3_Msk

#define CAN_TDL0R_DATA3

Bit definition for CAN_TDH0R register

#define CAN_TDH0R_DATA4_Pos

#define CAN_TDH0R_DATA4_Msk

#define CAN_TDH0R_DATA4

#define CAN_TDH0R_DATA5_Pos

#define CAN_TDH0R_DATA5_Msk

#define CAN_TDH0R_DATA5

#define CAN_TDH0R_DATA6_Pos

#define CAN_TDH0R_DATA6_Msk

#define CAN_TDH0R_DATA6

#define CAN_TDH0R_DATA7_Pos

#define CAN_TDH0R_DATA7_Msk

#define CAN_TDH0R_DATA7

Bit definition for CAN_TI1R register

#define CAN_TI1R_TXRQ_Pos

#define CAN_TI1R_TXRQ_Msk

#define CAN_TI1R_TXRQ

#define CAN_TI1R_RTR_Pos

#define CAN_TI1R_RTR_Msk

#define CAN_TI1R_RTR

#define CAN_TI1R_IDE_Pos

#define CAN_TI1R_IDE_Msk

#define CAN_TI1R_IDE

#define CAN_TI1R_EXID_Pos

#define CAN_TI1R_EXID_Msk

#define CAN_TI1R_EXID

#define CAN_TI1R_STID_Pos

#define CAN_TI1R_STID_Msk

#define CAN_TI1R_STID

Bit definition for CAN_TDT1R register

#define CAN_TDT1R_DLC_Pos

#define CAN_TDT1R_DLC_Msk

#define CAN_TDT1R_DLC

#define CAN_TDT1R_TGT_Pos

#define CAN_TDT1R_TGT_Msk

#define CAN_TDT1R_TGT

#define CAN_TDT1R_TIME_Pos

#define CAN_TDT1R_TIME_Msk

#define CAN_TDT1R_TIME

Bit definition for CAN_TDL1R register

#define CAN_TDL1R_DATA0_Pos

#define CAN_TDL1R_DATA0_Msk

#define CAN_TDL1R_DATA0

#define CAN_TDL1R_DATA1_Pos

#define CAN_TDL1R_DATA1_Msk

#define CAN_TDL1R_DATA1

#define CAN_TDL1R_DATA2_Pos

#define CAN_TDL1R_DATA2_Msk

#define CAN_TDL1R_DATA2

#define CAN_TDL1R_DATA3_Pos

#define CAN_TDL1R_DATA3_Msk

#define CAN_TDL1R_DATA3

Bit definition for CAN_TDH1R register

#define CAN_TDH1R_DATA4_Pos

#define CAN_TDH1R_DATA4_Msk

#define CAN_TDH1R_DATA4

#define CAN_TDH1R_DATA5_Pos

#define CAN_TDH1R_DATA5_Msk

#define CAN_TDH1R_DATA5

#define CAN_TDH1R_DATA6_Pos

#define CAN_TDH1R_DATA6_Msk

#define CAN_TDH1R_DATA6

#define CAN_TDH1R_DATA7_Pos

#define CAN_TDH1R_DATA7_Msk

#define CAN_TDH1R_DATA7

Bit definition for CAN_TI2R register

#define CAN_TI2R_TXRQ_Pos

#define CAN_TI2R_TXRQ_Msk

#define CAN_TI2R_TXRQ

#define CAN_TI2R_RTR_Pos

#define CAN_TI2R_RTR_Msk

#define CAN_TI2R_RTR

#define CAN_TI2R_IDE_Pos

#define CAN_TI2R_IDE_Msk

#define CAN_TI2R_IDE

#define CAN_TI2R_EXID_Pos

#define CAN_TI2R_EXID_Msk

#define CAN_TI2R_EXID

#define CAN_TI2R_STID_Pos

#define CAN_TI2R_STID_Msk

#define CAN_TI2R_STID

Bit definition for CAN_TDT2R register

#define CAN_TDT2R_DLC_Pos

#define CAN_TDT2R_DLC_Msk

#define CAN_TDT2R_DLC

#define CAN_TDT2R_TGT_Pos

#define CAN_TDT2R_TGT_Msk

#define CAN_TDT2R_TGT

#define CAN_TDT2R_TIME_Pos

#define CAN_TDT2R_TIME_Msk

#define CAN_TDT2R_TIME

Bit definition for CAN_TDL2R register

#define CAN_TDL2R_DATA0_Pos

#define CAN_TDL2R_DATA0_Msk

#define CAN_TDL2R_DATA0

#define CAN_TDL2R_DATA1_Pos

#define CAN_TDL2R_DATA1_Msk

#define CAN_TDL2R_DATA1

#define CAN_TDL2R_DATA2_Pos

#define CAN_TDL2R_DATA2_Msk

#define CAN_TDL2R_DATA2

#define CAN_TDL2R_DATA3_Pos

#define CAN_TDL2R_DATA3_Msk

#define CAN_TDL2R_DATA3

Bit definition for CAN_TDH2R register

#define CAN_TDH2R_DATA4_Pos

#define CAN_TDH2R_DATA4_Msk

#define CAN_TDH2R_DATA4

#define CAN_TDH2R_DATA5_Pos

#define CAN_TDH2R_DATA5_Msk

#define CAN_TDH2R_DATA5

#define CAN_TDH2R_DATA6_Pos

#define CAN_TDH2R_DATA6_Msk

#define CAN_TDH2R_DATA6

#define CAN_TDH2R_DATA7_Pos

#define CAN_TDH2R_DATA7_Msk

#define CAN_TDH2R_DATA7

Bit definition for CAN_RI0R register

#define CAN_RI0R_RTR_Pos

#define CAN_RI0R_RTR_Msk

#define CAN_RI0R_RTR

#define CAN_RI0R_IDE_Pos

#define CAN_RI0R_IDE_Msk

#define CAN_RI0R_IDE

#define CAN_RI0R_EXID_Pos

#define CAN_RI0R_EXID_Msk

#define CAN_RI0R_EXID

#define CAN_RI0R_STID_Pos

#define CAN_RI0R_STID_Msk

#define CAN_RI0R_STID

Bit definition for CAN_RDT0R register

#define CAN_RDT0R_DLC_Pos

#define CAN_RDT0R_DLC_Msk

#define CAN_RDT0R_DLC

#define CAN_RDT0R_FMI_Pos

#define CAN_RDT0R_FMI_Msk

#define CAN_RDT0R_FMI

#define CAN_RDT0R_TIME_Pos

#define CAN_RDT0R_TIME_Msk

#define CAN_RDT0R_TIME

Bit definition for CAN_RDL0R register

#define CAN_RDL0R_DATA0_Pos

#define CAN_RDL0R_DATA0_Msk

#define CAN_RDL0R_DATA0

#define CAN_RDL0R_DATA1_Pos

#define CAN_RDL0R_DATA1_Msk

#define CAN_RDL0R_DATA1

#define CAN_RDL0R_DATA2_Pos

#define CAN_RDL0R_DATA2_Msk

#define CAN_RDL0R_DATA2

#define CAN_RDL0R_DATA3_Pos

#define CAN_RDL0R_DATA3_Msk

#define CAN_RDL0R_DATA3

Bit definition for CAN_RDH0R register

#define CAN_RDH0R_DATA4_Pos

#define CAN_RDH0R_DATA4_Msk

#define CAN_RDH0R_DATA4

#define CAN_RDH0R_DATA5_Pos

#define CAN_RDH0R_DATA5_Msk

#define CAN_RDH0R_DATA5

#define CAN_RDH0R_DATA6_Pos

#define CAN_RDH0R_DATA6_Msk

#define CAN_RDH0R_DATA6

#define CAN_RDH0R_DATA7_Pos

#define CAN_RDH0R_DATA7_Msk

#define CAN_RDH0R_DATA7

Bit definition for CAN_RI1R register

#define CAN_RI1R_RTR_Pos

#define CAN_RI1R_RTR_Msk

#define CAN_RI1R_RTR

#define CAN_RI1R_IDE_Pos

#define CAN_RI1R_IDE_Msk

#define CAN_RI1R_IDE

#define CAN_RI1R_EXID_Pos

#define CAN_RI1R_EXID_Msk

#define CAN_RI1R_EXID

#define CAN_RI1R_STID_Pos

#define CAN_RI1R_STID_Msk

#define CAN_RI1R_STID

Bit definition for CAN_RDT1R register

#define CAN_RDT1R_DLC_Pos

#define CAN_RDT1R_DLC_Msk

#define CAN_RDT1R_DLC

#define CAN_RDT1R_FMI_Pos

#define CAN_RDT1R_FMI_Msk

#define CAN_RDT1R_FMI

#define CAN_RDT1R_TIME_Pos

#define CAN_RDT1R_TIME_Msk

#define CAN_RDT1R_TIME

Bit definition for CAN_RDL1R register

#define CAN_RDL1R_DATA0_Pos

#define CAN_RDL1R_DATA0_Msk

#define CAN_RDL1R_DATA0

#define CAN_RDL1R_DATA1_Pos

#define CAN_RDL1R_DATA1_Msk

#define CAN_RDL1R_DATA1

#define CAN_RDL1R_DATA2_Pos

#define CAN_RDL1R_DATA2_Msk

#define CAN_RDL1R_DATA2

#define CAN_RDL1R_DATA3_Pos

#define CAN_RDL1R_DATA3_Msk

#define CAN_RDL1R_DATA3

Bit definition for CAN_RDH1R register

#define CAN_RDH1R_DATA4_Pos

#define CAN_RDH1R_DATA4_Msk

#define CAN_RDH1R_DATA4

#define CAN_RDH1R_DATA5_Pos

#define CAN_RDH1R_DATA5_Msk

#define CAN_RDH1R_DATA5

#define CAN_RDH1R_DATA6_Pos

#define CAN_RDH1R_DATA6_Msk

#define CAN_RDH1R_DATA6

#define CAN_RDH1R_DATA7_Pos

#define CAN_RDH1R_DATA7_Msk

#define CAN_RDH1R_DATA7

Bit definition for CAN_FMR register

#define CAN_FMR_FINIT_Pos

#define CAN_FMR_FINIT_Msk

#define CAN_FMR_FINIT

#define CAN_FMR_CAN2SB_Pos

#define CAN_FMR_CAN2SB_Msk

#define CAN_FMR_CAN2SB

Bit definition for CAN_FM1R register

#define CAN_FM1R_FBM_Pos

#define CAN_FM1R_FBM_Msk

#define CAN_FM1R_FBM

#define CAN_FM1R_FBM0_Pos

#define CAN_FM1R_FBM0_Msk

#define CAN_FM1R_FBM0

#define CAN_FM1R_FBM1_Pos

#define CAN_FM1R_FBM1_Msk

#define CAN_FM1R_FBM1

#define CAN_FM1R_FBM2_Pos

#define CAN_FM1R_FBM2_Msk

#define CAN_FM1R_FBM2

#define CAN_FM1R_FBM3_Pos

#define CAN_FM1R_FBM3_Msk

#define CAN_FM1R_FBM3

#define CAN_FM1R_FBM4_Pos

#define CAN_FM1R_FBM4_Msk

#define CAN_FM1R_FBM4

#define CAN_FM1R_FBM5_Pos

#define CAN_FM1R_FBM5_Msk

#define CAN_FM1R_FBM5

#define CAN_FM1R_FBM6_Pos

#define CAN_FM1R_FBM6_Msk

#define CAN_FM1R_FBM6

#define CAN_FM1R_FBM7_Pos

#define CAN_FM1R_FBM7_Msk

#define CAN_FM1R_FBM7

#define CAN_FM1R_FBM8_Pos

#define CAN_FM1R_FBM8_Msk

#define CAN_FM1R_FBM8

#define CAN_FM1R_FBM9_Pos

#define CAN_FM1R_FBM9_Msk

#define CAN_FM1R_FBM9

#define CAN_FM1R_FBM10_Pos

#define CAN_FM1R_FBM10_Msk

#define CAN_FM1R_FBM10

#define CAN_FM1R_FBM11_Pos

#define CAN_FM1R_FBM11_Msk

#define CAN_FM1R_FBM11

#define CAN_FM1R_FBM12_Pos

#define CAN_FM1R_FBM12_Msk

#define CAN_FM1R_FBM12

#define CAN_FM1R_FBM13_Pos

#define CAN_FM1R_FBM13_Msk

#define CAN_FM1R_FBM13

#define CAN_FM1R_FBM14_Pos

#define CAN_FM1R_FBM14_Msk

#define CAN_FM1R_FBM14

#define CAN_FM1R_FBM15_Pos

#define CAN_FM1R_FBM15_Msk

#define CAN_FM1R_FBM15

#define CAN_FM1R_FBM16_Pos

#define CAN_FM1R_FBM16_Msk

#define CAN_FM1R_FBM16

#define CAN_FM1R_FBM17_Pos

#define CAN_FM1R_FBM17_Msk

#define CAN_FM1R_FBM17

#define CAN_FM1R_FBM18_Pos

#define CAN_FM1R_FBM18_Msk

#define CAN_FM1R_FBM18

#define CAN_FM1R_FBM19_Pos

#define CAN_FM1R_FBM19_Msk

#define CAN_FM1R_FBM19

#define CAN_FM1R_FBM20_Pos

#define CAN_FM1R_FBM20_Msk

#define CAN_FM1R_FBM20

#define CAN_FM1R_FBM21_Pos

#define CAN_FM1R_FBM21_Msk

#define CAN_FM1R_FBM21

#define CAN_FM1R_FBM22_Pos

#define CAN_FM1R_FBM22_Msk

#define CAN_FM1R_FBM22

#define CAN_FM1R_FBM23_Pos

#define CAN_FM1R_FBM23_Msk

#define CAN_FM1R_FBM23

#define CAN_FM1R_FBM24_Pos

#define CAN_FM1R_FBM24_Msk

#define CAN_FM1R_FBM24

#define CAN_FM1R_FBM25_Pos

#define CAN_FM1R_FBM25_Msk

#define CAN_FM1R_FBM25

#define CAN_FM1R_FBM26_Pos

#define CAN_FM1R_FBM26_Msk

#define CAN_FM1R_FBM26

#define CAN_FM1R_FBM27_Pos

#define CAN_FM1R_FBM27_Msk

#define CAN_FM1R_FBM27

Bit definition for CAN_FS1R register

#define CAN_FS1R_FSC_Pos

#define CAN_FS1R_FSC_Msk

#define CAN_FS1R_FSC

#define CAN_FS1R_FSC0_Pos

#define CAN_FS1R_FSC0_Msk

#define CAN_FS1R_FSC0

#define CAN_FS1R_FSC1_Pos

#define CAN_FS1R_FSC1_Msk

#define CAN_FS1R_FSC1

#define CAN_FS1R_FSC2_Pos

#define CAN_FS1R_FSC2_Msk

#define CAN_FS1R_FSC2

#define CAN_FS1R_FSC3_Pos

#define CAN_FS1R_FSC3_Msk

#define CAN_FS1R_FSC3

#define CAN_FS1R_FSC4_Pos

#define CAN_FS1R_FSC4_Msk

#define CAN_FS1R_FSC4

#define CAN_FS1R_FSC5_Pos

#define CAN_FS1R_FSC5_Msk

#define CAN_FS1R_FSC5

#define CAN_FS1R_FSC6_Pos

#define CAN_FS1R_FSC6_Msk

#define CAN_FS1R_FSC6

#define CAN_FS1R_FSC7_Pos

#define CAN_FS1R_FSC7_Msk

#define CAN_FS1R_FSC7

#define CAN_FS1R_FSC8_Pos

#define CAN_FS1R_FSC8_Msk

#define CAN_FS1R_FSC8

#define CAN_FS1R_FSC9_Pos

#define CAN_FS1R_FSC9_Msk

#define CAN_FS1R_FSC9

#define CAN_FS1R_FSC10_Pos

#define CAN_FS1R_FSC10_Msk

#define CAN_FS1R_FSC10

#define CAN_FS1R_FSC11_Pos

#define CAN_FS1R_FSC11_Msk

#define CAN_FS1R_FSC11

#define CAN_FS1R_FSC12_Pos

#define CAN_FS1R_FSC12_Msk

#define CAN_FS1R_FSC12

#define CAN_FS1R_FSC13_Pos

#define CAN_FS1R_FSC13_Msk

#define CAN_FS1R_FSC13

#define CAN_FS1R_FSC14_Pos

#define CAN_FS1R_FSC14_Msk

#define CAN_FS1R_FSC14

#define CAN_FS1R_FSC15_Pos

#define CAN_FS1R_FSC15_Msk

#define CAN_FS1R_FSC15

#define CAN_FS1R_FSC16_Pos

#define CAN_FS1R_FSC16_Msk

#define CAN_FS1R_FSC16

#define CAN_FS1R_FSC17_Pos

#define CAN_FS1R_FSC17_Msk

#define CAN_FS1R_FSC17

#define CAN_FS1R_FSC18_Pos

#define CAN_FS1R_FSC18_Msk

#define CAN_FS1R_FSC18

#define CAN_FS1R_FSC19_Pos

#define CAN_FS1R_FSC19_Msk

#define CAN_FS1R_FSC19

#define CAN_FS1R_FSC20_Pos

#define CAN_FS1R_FSC20_Msk

#define CAN_FS1R_FSC20

#define CAN_FS1R_FSC21_Pos

#define CAN_FS1R_FSC21_Msk

#define CAN_FS1R_FSC21

#define CAN_FS1R_FSC22_Pos

#define CAN_FS1R_FSC22_Msk

#define CAN_FS1R_FSC22

#define CAN_FS1R_FSC23_Pos

#define CAN_FS1R_FSC23_Msk

#define CAN_FS1R_FSC23

#define CAN_FS1R_FSC24_Pos

#define CAN_FS1R_FSC24_Msk

#define CAN_FS1R_FSC24

#define CAN_FS1R_FSC25_Pos

#define CAN_FS1R_FSC25_Msk

#define CAN_FS1R_FSC25

#define CAN_FS1R_FSC26_Pos

#define CAN_FS1R_FSC26_Msk

#define CAN_FS1R_FSC26

#define CAN_FS1R_FSC27_Pos

#define CAN_FS1R_FSC27_Msk

#define CAN_FS1R_FSC27

Bit definition for CAN_FFA1R register

#define CAN_FFA1R_FFA_Pos

#define CAN_FFA1R_FFA_Msk

#define CAN_FFA1R_FFA

#define CAN_FFA1R_FFA0_Pos

#define CAN_FFA1R_FFA0_Msk

#define CAN_FFA1R_FFA0

#define CAN_FFA1R_FFA1_Pos

#define CAN_FFA1R_FFA1_Msk

#define CAN_FFA1R_FFA1

#define CAN_FFA1R_FFA2_Pos

#define CAN_FFA1R_FFA2_Msk

#define CAN_FFA1R_FFA2

#define CAN_FFA1R_FFA3_Pos

#define CAN_FFA1R_FFA3_Msk

#define CAN_FFA1R_FFA3

#define CAN_FFA1R_FFA4_Pos

#define CAN_FFA1R_FFA4_Msk

#define CAN_FFA1R_FFA4

#define CAN_FFA1R_FFA5_Pos

#define CAN_FFA1R_FFA5_Msk

#define CAN_FFA1R_FFA5

#define CAN_FFA1R_FFA6_Pos

#define CAN_FFA1R_FFA6_Msk

#define CAN_FFA1R_FFA6

#define CAN_FFA1R_FFA7_Pos

#define CAN_FFA1R_FFA7_Msk

#define CAN_FFA1R_FFA7

#define CAN_FFA1R_FFA8_Pos

#define CAN_FFA1R_FFA8_Msk

#define CAN_FFA1R_FFA8

#define CAN_FFA1R_FFA9_Pos

#define CAN_FFA1R_FFA9_Msk

#define CAN_FFA1R_FFA9

#define CAN_FFA1R_FFA10_Pos

#define CAN_FFA1R_FFA10_Msk

#define CAN_FFA1R_FFA10

#define CAN_FFA1R_FFA11_Pos

#define CAN_FFA1R_FFA11_Msk

#define CAN_FFA1R_FFA11

#define CAN_FFA1R_FFA12_Pos

#define CAN_FFA1R_FFA12_Msk

#define CAN_FFA1R_FFA12

#define CAN_FFA1R_FFA13_Pos

#define CAN_FFA1R_FFA13_Msk

#define CAN_FFA1R_FFA13

#define CAN_FFA1R_FFA14_Pos

#define CAN_FFA1R_FFA14_Msk

#define CAN_FFA1R_FFA14

#define CAN_FFA1R_FFA15_Pos

#define CAN_FFA1R_FFA15_Msk

#define CAN_FFA1R_FFA15

#define CAN_FFA1R_FFA16_Pos

#define CAN_FFA1R_FFA16_Msk

#define CAN_FFA1R_FFA16

#define CAN_FFA1R_FFA17_Pos

#define CAN_FFA1R_FFA17_Msk

#define CAN_FFA1R_FFA17

#define CAN_FFA1R_FFA18_Pos

#define CAN_FFA1R_FFA18_Msk

#define CAN_FFA1R_FFA18

#define CAN_FFA1R_FFA19_Pos

#define CAN_FFA1R_FFA19_Msk

#define CAN_FFA1R_FFA19

#define CAN_FFA1R_FFA20_Pos

#define CAN_FFA1R_FFA20_Msk

#define CAN_FFA1R_FFA20

#define CAN_FFA1R_FFA21_Pos

#define CAN_FFA1R_FFA21_Msk

#define CAN_FFA1R_FFA21

#define CAN_FFA1R_FFA22_Pos

#define CAN_FFA1R_FFA22_Msk

#define CAN_FFA1R_FFA22

#define CAN_FFA1R_FFA23_Pos

#define CAN_FFA1R_FFA23_Msk

#define CAN_FFA1R_FFA23

#define CAN_FFA1R_FFA24_Pos

#define CAN_FFA1R_FFA24_Msk

#define CAN_FFA1R_FFA24

#define CAN_FFA1R_FFA25_Pos

#define CAN_FFA1R_FFA25_Msk

#define CAN_FFA1R_FFA25

#define CAN_FFA1R_FFA26_Pos

#define CAN_FFA1R_FFA26_Msk

#define CAN_FFA1R_FFA26

#define CAN_FFA1R_FFA27_Pos

#define CAN_FFA1R_FFA27_Msk

#define CAN_FFA1R_FFA27

Bit definition for CAN_FA1R register

#define CAN_FA1R_FACT_Pos

#define CAN_FA1R_FACT_Msk

#define CAN_FA1R_FACT

#define CAN_FA1R_FACT0_Pos

#define CAN_FA1R_FACT0_Msk

#define CAN_FA1R_FACT0

#define CAN_FA1R_FACT1_Pos

#define CAN_FA1R_FACT1_Msk

#define CAN_FA1R_FACT1

#define CAN_FA1R_FACT2_Pos

#define CAN_FA1R_FACT2_Msk

#define CAN_FA1R_FACT2

#define CAN_FA1R_FACT3_Pos

#define CAN_FA1R_FACT3_Msk

#define CAN_FA1R_FACT3

#define CAN_FA1R_FACT4_Pos

#define CAN_FA1R_FACT4_Msk

#define CAN_FA1R_FACT4

#define CAN_FA1R_FACT5_Pos

#define CAN_FA1R_FACT5_Msk

#define CAN_FA1R_FACT5

#define CAN_FA1R_FACT6_Pos

#define CAN_FA1R_FACT6_Msk

#define CAN_FA1R_FACT6

#define CAN_FA1R_FACT7_Pos

#define CAN_FA1R_FACT7_Msk

#define CAN_FA1R_FACT7

#define CAN_FA1R_FACT8_Pos

#define CAN_FA1R_FACT8_Msk

#define CAN_FA1R_FACT8

#define CAN_FA1R_FACT9_Pos

#define CAN_FA1R_FACT9_Msk

#define CAN_FA1R_FACT9

#define CAN_FA1R_FACT10_Pos

#define CAN_FA1R_FACT10_Msk

#define CAN_FA1R_FACT10

#define CAN_FA1R_FACT11_Pos

#define CAN_FA1R_FACT11_Msk

#define CAN_FA1R_FACT11

#define CAN_FA1R_FACT12_Pos

#define CAN_FA1R_FACT12_Msk

#define CAN_FA1R_FACT12

#define CAN_FA1R_FACT13_Pos

#define CAN_FA1R_FACT13_Msk

#define CAN_FA1R_FACT13

#define CAN_FA1R_FACT14_Pos

#define CAN_FA1R_FACT14_Msk

#define CAN_FA1R_FACT14

#define CAN_FA1R_FACT15_Pos

#define CAN_FA1R_FACT15_Msk

#define CAN_FA1R_FACT15

#define CAN_FA1R_FACT16_Pos

#define CAN_FA1R_FACT16_Msk

#define CAN_FA1R_FACT16

#define CAN_FA1R_FACT17_Pos

#define CAN_FA1R_FACT17_Msk

#define CAN_FA1R_FACT17

#define CAN_FA1R_FACT18_Pos

#define CAN_FA1R_FACT18_Msk

#define CAN_FA1R_FACT18

#define CAN_FA1R_FACT19_Pos

#define CAN_FA1R_FACT19_Msk

#define CAN_FA1R_FACT19

#define CAN_FA1R_FACT20_Pos

#define CAN_FA1R_FACT20_Msk

#define CAN_FA1R_FACT20

#define CAN_FA1R_FACT21_Pos

#define CAN_FA1R_FACT21_Msk

#define CAN_FA1R_FACT21

#define CAN_FA1R_FACT22_Pos

#define CAN_FA1R_FACT22_Msk

#define CAN_FA1R_FACT22

#define CAN_FA1R_FACT23_Pos

#define CAN_FA1R_FACT23_Msk

#define CAN_FA1R_FACT23

#define CAN_FA1R_FACT24_Pos

#define CAN_FA1R_FACT24_Msk

#define CAN_FA1R_FACT24

#define CAN_FA1R_FACT25_Pos

#define CAN_FA1R_FACT25_Msk

#define CAN_FA1R_FACT25

#define CAN_FA1R_FACT26_Pos

#define CAN_FA1R_FACT26_Msk

#define CAN_FA1R_FACT26

#define CAN_FA1R_FACT27_Pos

#define CAN_FA1R_FACT27_Msk

#define CAN_FA1R_FACT27

Bit definition for CAN_F0R1 register

#define CAN_F0R1_FB0_Pos

#define CAN_F0R1_FB0_Msk

#define CAN_F0R1_FB0

#define CAN_F0R1_FB1_Pos

#define CAN_F0R1_FB1_Msk

#define CAN_F0R1_FB1

#define CAN_F0R1_FB2_Pos

#define CAN_F0R1_FB2_Msk

#define CAN_F0R1_FB2

#define CAN_F0R1_FB3_Pos

#define CAN_F0R1_FB3_Msk

#define CAN_F0R1_FB3

#define CAN_F0R1_FB4_Pos

#define CAN_F0R1_FB4_Msk

#define CAN_F0R1_FB4

#define CAN_F0R1_FB5_Pos

#define CAN_F0R1_FB5_Msk

#define CAN_F0R1_FB5

#define CAN_F0R1_FB6_Pos

#define CAN_F0R1_FB6_Msk

#define CAN_F0R1_FB6

#define CAN_F0R1_FB7_Pos

#define CAN_F0R1_FB7_Msk

#define CAN_F0R1_FB7

#define CAN_F0R1_FB8_Pos

#define CAN_F0R1_FB8_Msk

#define CAN_F0R1_FB8

#define CAN_F0R1_FB9_Pos

#define CAN_F0R1_FB9_Msk

#define CAN_F0R1_FB9

#define CAN_F0R1_FB10_Pos

#define CAN_F0R1_FB10_Msk

#define CAN_F0R1_FB10

#define CAN_F0R1_FB11_Pos

#define CAN_F0R1_FB11_Msk

#define CAN_F0R1_FB11

#define CAN_F0R1_FB12_Pos

#define CAN_F0R1_FB12_Msk

#define CAN_F0R1_FB12

#define CAN_F0R1_FB13_Pos

#define CAN_F0R1_FB13_Msk

#define CAN_F0R1_FB13

#define CAN_F0R1_FB14_Pos

#define CAN_F0R1_FB14_Msk

#define CAN_F0R1_FB14

#define CAN_F0R1_FB15_Pos

#define CAN_F0R1_FB15_Msk

#define CAN_F0R1_FB15

#define CAN_F0R1_FB16_Pos

#define CAN_F0R1_FB16_Msk

#define CAN_F0R1_FB16

#define CAN_F0R1_FB17_Pos

#define CAN_F0R1_FB17_Msk

#define CAN_F0R1_FB17

#define CAN_F0R1_FB18_Pos

#define CAN_F0R1_FB18_Msk

#define CAN_F0R1_FB18

#define CAN_F0R1_FB19_Pos

#define CAN_F0R1_FB19_Msk

#define CAN_F0R1_FB19

#define CAN_F0R1_FB20_Pos

#define CAN_F0R1_FB20_Msk

#define CAN_F0R1_FB20

#define CAN_F0R1_FB21_Pos

#define CAN_F0R1_FB21_Msk

#define CAN_F0R1_FB21

#define CAN_F0R1_FB22_Pos

#define CAN_F0R1_FB22_Msk

#define CAN_F0R1_FB22

#define CAN_F0R1_FB23_Pos

#define CAN_F0R1_FB23_Msk

#define CAN_F0R1_FB23

#define CAN_F0R1_FB24_Pos

#define CAN_F0R1_FB24_Msk

#define CAN_F0R1_FB24

#define CAN_F0R1_FB25_Pos

#define CAN_F0R1_FB25_Msk

#define CAN_F0R1_FB25

#define CAN_F0R1_FB26_Pos

#define CAN_F0R1_FB26_Msk

#define CAN_F0R1_FB26

#define CAN_F0R1_FB27_Pos

#define CAN_F0R1_FB27_Msk

#define CAN_F0R1_FB27

#define CAN_F0R1_FB28_Pos

#define CAN_F0R1_FB28_Msk

#define CAN_F0R1_FB28

#define CAN_F0R1_FB29_Pos

#define CAN_F0R1_FB29_Msk

#define CAN_F0R1_FB29

#define CAN_F0R1_FB30_Pos

#define CAN_F0R1_FB30_Msk

#define CAN_F0R1_FB30

#define CAN_F0R1_FB31_Pos

#define CAN_F0R1_FB31_Msk

#define CAN_F0R1_FB31

Bit definition for CAN_F1R1 register

#define CAN_F1R1_FB0_Pos

#define CAN_F1R1_FB0_Msk

#define CAN_F1R1_FB0

#define CAN_F1R1_FB1_Pos

#define CAN_F1R1_FB1_Msk

#define CAN_F1R1_FB1

#define CAN_F1R1_FB2_Pos

#define CAN_F1R1_FB2_Msk

#define CAN_F1R1_FB2

#define CAN_F1R1_FB3_Pos

#define CAN_F1R1_FB3_Msk

#define CAN_F1R1_FB3

#define CAN_F1R1_FB4_Pos

#define CAN_F1R1_FB4_Msk

#define CAN_F1R1_FB4

#define CAN_F1R1_FB5_Pos

#define CAN_F1R1_FB5_Msk

#define CAN_F1R1_FB5

#define CAN_F1R1_FB6_Pos

#define CAN_F1R1_FB6_Msk

#define CAN_F1R1_FB6

#define CAN_F1R1_FB7_Pos

#define CAN_F1R1_FB7_Msk

#define CAN_F1R1_FB7

#define CAN_F1R1_FB8_Pos

#define CAN_F1R1_FB8_Msk

#define CAN_F1R1_FB8

#define CAN_F1R1_FB9_Pos

#define CAN_F1R1_FB9_Msk

#define CAN_F1R1_FB9

#define CAN_F1R1_FB10_Pos

#define CAN_F1R1_FB10_Msk

#define CAN_F1R1_FB10

#define CAN_F1R1_FB11_Pos

#define CAN_F1R1_FB11_Msk

#define CAN_F1R1_FB11

#define CAN_F1R1_FB12_Pos

#define CAN_F1R1_FB12_Msk

#define CAN_F1R1_FB12

#define CAN_F1R1_FB13_Pos

#define CAN_F1R1_FB13_Msk

#define CAN_F1R1_FB13

#define CAN_F1R1_FB14_Pos

#define CAN_F1R1_FB14_Msk

#define CAN_F1R1_FB14

#define CAN_F1R1_FB15_Pos

#define CAN_F1R1_FB15_Msk

#define CAN_F1R1_FB15

#define CAN_F1R1_FB16_Pos

#define CAN_F1R1_FB16_Msk

#define CAN_F1R1_FB16

#define CAN_F1R1_FB17_Pos

#define CAN_F1R1_FB17_Msk

#define CAN_F1R1_FB17

#define CAN_F1R1_FB18_Pos

#define CAN_F1R1_FB18_Msk

#define CAN_F1R1_FB18

#define CAN_F1R1_FB19_Pos

#define CAN_F1R1_FB19_Msk

#define CAN_F1R1_FB19

#define CAN_F1R1_FB20_Pos

#define CAN_F1R1_FB20_Msk

#define CAN_F1R1_FB20

#define CAN_F1R1_FB21_Pos

#define CAN_F1R1_FB21_Msk

#define CAN_F1R1_FB21

#define CAN_F1R1_FB22_Pos

#define CAN_F1R1_FB22_Msk

#define CAN_F1R1_FB22

#define CAN_F1R1_FB23_Pos

#define CAN_F1R1_FB23_Msk

#define CAN_F1R1_FB23

#define CAN_F1R1_FB24_Pos

#define CAN_F1R1_FB24_Msk

#define CAN_F1R1_FB24

#define CAN_F1R1_FB25_Pos

#define CAN_F1R1_FB25_Msk

#define CAN_F1R1_FB25

#define CAN_F1R1_FB26_Pos

#define CAN_F1R1_FB26_Msk

#define CAN_F1R1_FB26

#define CAN_F1R1_FB27_Pos

#define CAN_F1R1_FB27_Msk

#define CAN_F1R1_FB27

#define CAN_F1R1_FB28_Pos

#define CAN_F1R1_FB28_Msk

#define CAN_F1R1_FB28

#define CAN_F1R1_FB29_Pos

#define CAN_F1R1_FB29_Msk

#define CAN_F1R1_FB29

#define CAN_F1R1_FB30_Pos

#define CAN_F1R1_FB30_Msk

#define CAN_F1R1_FB30

#define CAN_F1R1_FB31_Pos

#define CAN_F1R1_FB31_Msk

#define CAN_F1R1_FB31

Bit definition for CAN_F2R1 register

#define CAN_F2R1_FB0_Pos

#define CAN_F2R1_FB0_Msk

#define CAN_F2R1_FB0

#define CAN_F2R1_FB1_Pos

#define CAN_F2R1_FB1_Msk

#define CAN_F2R1_FB1

#define CAN_F2R1_FB2_Pos

#define CAN_F2R1_FB2_Msk

#define CAN_F2R1_FB2

#define CAN_F2R1_FB3_Pos

#define CAN_F2R1_FB3_Msk

#define CAN_F2R1_FB3

#define CAN_F2R1_FB4_Pos

#define CAN_F2R1_FB4_Msk

#define CAN_F2R1_FB4

#define CAN_F2R1_FB5_Pos

#define CAN_F2R1_FB5_Msk

#define CAN_F2R1_FB5

#define CAN_F2R1_FB6_Pos

#define CAN_F2R1_FB6_Msk

#define CAN_F2R1_FB6

#define CAN_F2R1_FB7_Pos

#define CAN_F2R1_FB7_Msk

#define CAN_F2R1_FB7

#define CAN_F2R1_FB8_Pos

#define CAN_F2R1_FB8_Msk

#define CAN_F2R1_FB8

#define CAN_F2R1_FB9_Pos

#define CAN_F2R1_FB9_Msk

#define CAN_F2R1_FB9

#define CAN_F2R1_FB10_Pos

#define CAN_F2R1_FB10_Msk

#define CAN_F2R1_FB10

#define CAN_F2R1_FB11_Pos

#define CAN_F2R1_FB11_Msk

#define CAN_F2R1_FB11

#define CAN_F2R1_FB12_Pos

#define CAN_F2R1_FB12_Msk

#define CAN_F2R1_FB12

#define CAN_F2R1_FB13_Pos

#define CAN_F2R1_FB13_Msk

#define CAN_F2R1_FB13

#define CAN_F2R1_FB14_Pos

#define CAN_F2R1_FB14_Msk

#define CAN_F2R1_FB14

#define CAN_F2R1_FB15_Pos

#define CAN_F2R1_FB15_Msk

#define CAN_F2R1_FB15

#define CAN_F2R1_FB16_Pos

#define CAN_F2R1_FB16_Msk

#define CAN_F2R1_FB16

#define CAN_F2R1_FB17_Pos

#define CAN_F2R1_FB17_Msk

#define CAN_F2R1_FB17

#define CAN_F2R1_FB18_Pos

#define CAN_F2R1_FB18_Msk

#define CAN_F2R1_FB18

#define CAN_F2R1_FB19_Pos

#define CAN_F2R1_FB19_Msk

#define CAN_F2R1_FB19

#define CAN_F2R1_FB20_Pos

#define CAN_F2R1_FB20_Msk

#define CAN_F2R1_FB20

#define CAN_F2R1_FB21_Pos

#define CAN_F2R1_FB21_Msk

#define CAN_F2R1_FB21

#define CAN_F2R1_FB22_Pos

#define CAN_F2R1_FB22_Msk

#define CAN_F2R1_FB22

#define CAN_F2R1_FB23_Pos

#define CAN_F2R1_FB23_Msk

#define CAN_F2R1_FB23

#define CAN_F2R1_FB24_Pos

#define CAN_F2R1_FB24_Msk

#define CAN_F2R1_FB24

#define CAN_F2R1_FB25_Pos

#define CAN_F2R1_FB25_Msk

#define CAN_F2R1_FB25

#define CAN_F2R1_FB26_Pos

#define CAN_F2R1_FB26_Msk

#define CAN_F2R1_FB26

#define CAN_F2R1_FB27_Pos

#define CAN_F2R1_FB27_Msk

#define CAN_F2R1_FB27

#define CAN_F2R1_FB28_Pos

#define CAN_F2R1_FB28_Msk

#define CAN_F2R1_FB28

#define CAN_F2R1_FB29_Pos

#define CAN_F2R1_FB29_Msk

#define CAN_F2R1_FB29

#define CAN_F2R1_FB30_Pos

#define CAN_F2R1_FB30_Msk

#define CAN_F2R1_FB30

#define CAN_F2R1_FB31_Pos

#define CAN_F2R1_FB31_Msk

#define CAN_F2R1_FB31

Bit definition for CAN_F3R1 register

#define CAN_F3R1_FB0_Pos

#define CAN_F3R1_FB0_Msk

#define CAN_F3R1_FB0

#define CAN_F3R1_FB1_Pos

#define CAN_F3R1_FB1_Msk

#define CAN_F3R1_FB1

#define CAN_F3R1_FB2_Pos

#define CAN_F3R1_FB2_Msk

#define CAN_F3R1_FB2

#define CAN_F3R1_FB3_Pos

#define CAN_F3R1_FB3_Msk

#define CAN_F3R1_FB3

#define CAN_F3R1_FB4_Pos

#define CAN_F3R1_FB4_Msk

#define CAN_F3R1_FB4

#define CAN_F3R1_FB5_Pos

#define CAN_F3R1_FB5_Msk

#define CAN_F3R1_FB5

#define CAN_F3R1_FB6_Pos

#define CAN_F3R1_FB6_Msk

#define CAN_F3R1_FB6

#define CAN_F3R1_FB7_Pos

#define CAN_F3R1_FB7_Msk

#define CAN_F3R1_FB7

#define CAN_F3R1_FB8_Pos

#define CAN_F3R1_FB8_Msk

#define CAN_F3R1_FB8

#define CAN_F3R1_FB9_Pos

#define CAN_F3R1_FB9_Msk

#define CAN_F3R1_FB9

#define CAN_F3R1_FB10_Pos

#define CAN_F3R1_FB10_Msk

#define CAN_F3R1_FB10

#define CAN_F3R1_FB11_Pos

#define CAN_F3R1_FB11_Msk

#define CAN_F3R1_FB11

#define CAN_F3R1_FB12_Pos

#define CAN_F3R1_FB12_Msk

#define CAN_F3R1_FB12

#define CAN_F3R1_FB13_Pos

#define CAN_F3R1_FB13_Msk

#define CAN_F3R1_FB13

#define CAN_F3R1_FB14_Pos

#define CAN_F3R1_FB14_Msk

#define CAN_F3R1_FB14

#define CAN_F3R1_FB15_Pos

#define CAN_F3R1_FB15_Msk

#define CAN_F3R1_FB15

#define CAN_F3R1_FB16_Pos

#define CAN_F3R1_FB16_Msk

#define CAN_F3R1_FB16

#define CAN_F3R1_FB17_Pos

#define CAN_F3R1_FB17_Msk

#define CAN_F3R1_FB17

#define CAN_F3R1_FB18_Pos

#define CAN_F3R1_FB18_Msk

#define CAN_F3R1_FB18

#define CAN_F3R1_FB19_Pos

#define CAN_F3R1_FB19_Msk

#define CAN_F3R1_FB19

#define CAN_F3R1_FB20_Pos

#define CAN_F3R1_FB20_Msk

#define CAN_F3R1_FB20

#define CAN_F3R1_FB21_Pos

#define CAN_F3R1_FB21_Msk

#define CAN_F3R1_FB21

#define CAN_F3R1_FB22_Pos

#define CAN_F3R1_FB22_Msk

#define CAN_F3R1_FB22

#define CAN_F3R1_FB23_Pos

#define CAN_F3R1_FB23_Msk

#define CAN_F3R1_FB23

#define CAN_F3R1_FB24_Pos

#define CAN_F3R1_FB24_Msk

#define CAN_F3R1_FB24

#define CAN_F3R1_FB25_Pos

#define CAN_F3R1_FB25_Msk

#define CAN_F3R1_FB25

#define CAN_F3R1_FB26_Pos

#define CAN_F3R1_FB26_Msk

#define CAN_F3R1_FB26

#define CAN_F3R1_FB27_Pos

#define CAN_F3R1_FB27_Msk

#define CAN_F3R1_FB27

#define CAN_F3R1_FB28_Pos

#define CAN_F3R1_FB28_Msk

#define CAN_F3R1_FB28

#define CAN_F3R1_FB29_Pos

#define CAN_F3R1_FB29_Msk

#define CAN_F3R1_FB29

#define CAN_F3R1_FB30_Pos

#define CAN_F3R1_FB30_Msk

#define CAN_F3R1_FB30

#define CAN_F3R1_FB31_Pos

#define CAN_F3R1_FB31_Msk

#define CAN_F3R1_FB31

Bit definition for CAN_F4R1 register

#define CAN_F4R1_FB0_Pos

#define CAN_F4R1_FB0_Msk

#define CAN_F4R1_FB0

#define CAN_F4R1_FB1_Pos

#define CAN_F4R1_FB1_Msk

#define CAN_F4R1_FB1

#define CAN_F4R1_FB2_Pos

#define CAN_F4R1_FB2_Msk

#define CAN_F4R1_FB2

#define CAN_F4R1_FB3_Pos

#define CAN_F4R1_FB3_Msk

#define CAN_F4R1_FB3

#define CAN_F4R1_FB4_Pos

#define CAN_F4R1_FB4_Msk

#define CAN_F4R1_FB4

#define CAN_F4R1_FB5_Pos

#define CAN_F4R1_FB5_Msk

#define CAN_F4R1_FB5

#define CAN_F4R1_FB6_Pos

#define CAN_F4R1_FB6_Msk

#define CAN_F4R1_FB6

#define CAN_F4R1_FB7_Pos

#define CAN_F4R1_FB7_Msk

#define CAN_F4R1_FB7

#define CAN_F4R1_FB8_Pos

#define CAN_F4R1_FB8_Msk

#define CAN_F4R1_FB8

#define CAN_F4R1_FB9_Pos

#define CAN_F4R1_FB9_Msk

#define CAN_F4R1_FB9

#define CAN_F4R1_FB10_Pos

#define CAN_F4R1_FB10_Msk

#define CAN_F4R1_FB10

#define CAN_F4R1_FB11_Pos

#define CAN_F4R1_FB11_Msk

#define CAN_F4R1_FB11

#define CAN_F4R1_FB12_Pos

#define CAN_F4R1_FB12_Msk

#define CAN_F4R1_FB12

#define CAN_F4R1_FB13_Pos

#define CAN_F4R1_FB13_Msk

#define CAN_F4R1_FB13

#define CAN_F4R1_FB14_Pos

#define CAN_F4R1_FB14_Msk

#define CAN_F4R1_FB14

#define CAN_F4R1_FB15_Pos

#define CAN_F4R1_FB15_Msk

#define CAN_F4R1_FB15

#define CAN_F4R1_FB16_Pos

#define CAN_F4R1_FB16_Msk

#define CAN_F4R1_FB16

#define CAN_F4R1_FB17_Pos

#define CAN_F4R1_FB17_Msk

#define CAN_F4R1_FB17

#define CAN_F4R1_FB18_Pos

#define CAN_F4R1_FB18_Msk

#define CAN_F4R1_FB18

#define CAN_F4R1_FB19_Pos

#define CAN_F4R1_FB19_Msk

#define CAN_F4R1_FB19

#define CAN_F4R1_FB20_Pos

#define CAN_F4R1_FB20_Msk

#define CAN_F4R1_FB20

#define CAN_F4R1_FB21_Pos

#define CAN_F4R1_FB21_Msk

#define CAN_F4R1_FB21

#define CAN_F4R1_FB22_Pos

#define CAN_F4R1_FB22_Msk

#define CAN_F4R1_FB22

#define CAN_F4R1_FB23_Pos

#define CAN_F4R1_FB23_Msk

#define CAN_F4R1_FB23

#define CAN_F4R1_FB24_Pos

#define CAN_F4R1_FB24_Msk

#define CAN_F4R1_FB24

#define CAN_F4R1_FB25_Pos

#define CAN_F4R1_FB25_Msk

#define CAN_F4R1_FB25

#define CAN_F4R1_FB26_Pos

#define CAN_F4R1_FB26_Msk

#define CAN_F4R1_FB26

#define CAN_F4R1_FB27_Pos

#define CAN_F4R1_FB27_Msk

#define CAN_F4R1_FB27

#define CAN_F4R1_FB28_Pos

#define CAN_F4R1_FB28_Msk

#define CAN_F4R1_FB28

#define CAN_F4R1_FB29_Pos

#define CAN_F4R1_FB29_Msk

#define CAN_F4R1_FB29

#define CAN_F4R1_FB30_Pos

#define CAN_F4R1_FB30_Msk

#define CAN_F4R1_FB30

#define CAN_F4R1_FB31_Pos

#define CAN_F4R1_FB31_Msk

#define CAN_F4R1_FB31

Bit definition for CAN_F5R1 register

#define CAN_F5R1_FB0_Pos

#define CAN_F5R1_FB0_Msk

#define CAN_F5R1_FB0

#define CAN_F5R1_FB1_Pos

#define CAN_F5R1_FB1_Msk

#define CAN_F5R1_FB1

#define CAN_F5R1_FB2_Pos

#define CAN_F5R1_FB2_Msk

#define CAN_F5R1_FB2

#define CAN_F5R1_FB3_Pos

#define CAN_F5R1_FB3_Msk

#define CAN_F5R1_FB3

#define CAN_F5R1_FB4_Pos

#define CAN_F5R1_FB4_Msk

#define CAN_F5R1_FB4

#define CAN_F5R1_FB5_Pos

#define CAN_F5R1_FB5_Msk

#define CAN_F5R1_FB5

#define CAN_F5R1_FB6_Pos

#define CAN_F5R1_FB6_Msk

#define CAN_F5R1_FB6

#define CAN_F5R1_FB7_Pos

#define CAN_F5R1_FB7_Msk

#define CAN_F5R1_FB7

#define CAN_F5R1_FB8_Pos

#define CAN_F5R1_FB8_Msk

#define CAN_F5R1_FB8

#define CAN_F5R1_FB9_Pos

#define CAN_F5R1_FB9_Msk

#define CAN_F5R1_FB9

#define CAN_F5R1_FB10_Pos

#define CAN_F5R1_FB10_Msk

#define CAN_F5R1_FB10

#define CAN_F5R1_FB11_Pos

#define CAN_F5R1_FB11_Msk

#define CAN_F5R1_FB11

#define CAN_F5R1_FB12_Pos

#define CAN_F5R1_FB12_Msk

#define CAN_F5R1_FB12

#define CAN_F5R1_FB13_Pos

#define CAN_F5R1_FB13_Msk

#define CAN_F5R1_FB13

#define CAN_F5R1_FB14_Pos

#define CAN_F5R1_FB14_Msk

#define CAN_F5R1_FB14

#define CAN_F5R1_FB15_Pos

#define CAN_F5R1_FB15_Msk

#define CAN_F5R1_FB15

#define CAN_F5R1_FB16_Pos

#define CAN_F5R1_FB16_Msk

#define CAN_F5R1_FB16

#define CAN_F5R1_FB17_Pos

#define CAN_F5R1_FB17_Msk

#define CAN_F5R1_FB17

#define CAN_F5R1_FB18_Pos

#define CAN_F5R1_FB18_Msk

#define CAN_F5R1_FB18

#define CAN_F5R1_FB19_Pos

#define CAN_F5R1_FB19_Msk

#define CAN_F5R1_FB19

#define CAN_F5R1_FB20_Pos

#define CAN_F5R1_FB20_Msk

#define CAN_F5R1_FB20

#define CAN_F5R1_FB21_Pos

#define CAN_F5R1_FB21_Msk

#define CAN_F5R1_FB21

#define CAN_F5R1_FB22_Pos

#define CAN_F5R1_FB22_Msk

#define CAN_F5R1_FB22

#define CAN_F5R1_FB23_Pos

#define CAN_F5R1_FB23_Msk

#define CAN_F5R1_FB23

#define CAN_F5R1_FB24_Pos

#define CAN_F5R1_FB24_Msk

#define CAN_F5R1_FB24

#define CAN_F5R1_FB25_Pos

#define CAN_F5R1_FB25_Msk

#define CAN_F5R1_FB25

#define CAN_F5R1_FB26_Pos

#define CAN_F5R1_FB26_Msk

#define CAN_F5R1_FB26

#define CAN_F5R1_FB27_Pos

#define CAN_F5R1_FB27_Msk

#define CAN_F5R1_FB27

#define CAN_F5R1_FB28_Pos

#define CAN_F5R1_FB28_Msk

#define CAN_F5R1_FB28

#define CAN_F5R1_FB29_Pos

#define CAN_F5R1_FB29_Msk

#define CAN_F5R1_FB29

#define CAN_F5R1_FB30_Pos

#define CAN_F5R1_FB30_Msk

#define CAN_F5R1_FB30

#define CAN_F5R1_FB31_Pos

#define CAN_F5R1_FB31_Msk

#define CAN_F5R1_FB31

Bit definition for CAN_F6R1 register

#define CAN_F6R1_FB0_Pos

#define CAN_F6R1_FB0_Msk

#define CAN_F6R1_FB0

#define CAN_F6R1_FB1_Pos

#define CAN_F6R1_FB1_Msk

#define CAN_F6R1_FB1

#define CAN_F6R1_FB2_Pos

#define CAN_F6R1_FB2_Msk

#define CAN_F6R1_FB2

#define CAN_F6R1_FB3_Pos

#define CAN_F6R1_FB3_Msk

#define CAN_F6R1_FB3

#define CAN_F6R1_FB4_Pos

#define CAN_F6R1_FB4_Msk

#define CAN_F6R1_FB4

#define CAN_F6R1_FB5_Pos

#define CAN_F6R1_FB5_Msk

#define CAN_F6R1_FB5

#define CAN_F6R1_FB6_Pos

#define CAN_F6R1_FB6_Msk

#define CAN_F6R1_FB6

#define CAN_F6R1_FB7_Pos

#define CAN_F6R1_FB7_Msk

#define CAN_F6R1_FB7

#define CAN_F6R1_FB8_Pos

#define CAN_F6R1_FB8_Msk

#define CAN_F6R1_FB8

#define CAN_F6R1_FB9_Pos

#define CAN_F6R1_FB9_Msk

#define CAN_F6R1_FB9

#define CAN_F6R1_FB10_Pos

#define CAN_F6R1_FB10_Msk

#define CAN_F6R1_FB10

#define CAN_F6R1_FB11_Pos

#define CAN_F6R1_FB11_Msk

#define CAN_F6R1_FB11

#define CAN_F6R1_FB12_Pos

#define CAN_F6R1_FB12_Msk

#define CAN_F6R1_FB12

#define CAN_F6R1_FB13_Pos

#define CAN_F6R1_FB13_Msk

#define CAN_F6R1_FB13

#define CAN_F6R1_FB14_Pos

#define CAN_F6R1_FB14_Msk

#define CAN_F6R1_FB14

#define CAN_F6R1_FB15_Pos

#define CAN_F6R1_FB15_Msk

#define CAN_F6R1_FB15

#define CAN_F6R1_FB16_Pos

#define CAN_F6R1_FB16_Msk

#define CAN_F6R1_FB16

#define CAN_F6R1_FB17_Pos

#define CAN_F6R1_FB17_Msk

#define CAN_F6R1_FB17

#define CAN_F6R1_FB18_Pos

#define CAN_F6R1_FB18_Msk

#define CAN_F6R1_FB18

#define CAN_F6R1_FB19_Pos

#define CAN_F6R1_FB19_Msk

#define CAN_F6R1_FB19

#define CAN_F6R1_FB20_Pos

#define CAN_F6R1_FB20_Msk

#define CAN_F6R1_FB20

#define CAN_F6R1_FB21_Pos

#define CAN_F6R1_FB21_Msk

#define CAN_F6R1_FB21

#define CAN_F6R1_FB22_Pos

#define CAN_F6R1_FB22_Msk

#define CAN_F6R1_FB22

#define CAN_F6R1_FB23_Pos

#define CAN_F6R1_FB23_Msk

#define CAN_F6R1_FB23

#define CAN_F6R1_FB24_Pos

#define CAN_F6R1_FB24_Msk

#define CAN_F6R1_FB24

#define CAN_F6R1_FB25_Pos

#define CAN_F6R1_FB25_Msk

#define CAN_F6R1_FB25

#define CAN_F6R1_FB26_Pos

#define CAN_F6R1_FB26_Msk

#define CAN_F6R1_FB26

#define CAN_F6R1_FB27_Pos

#define CAN_F6R1_FB27_Msk

#define CAN_F6R1_FB27

#define CAN_F6R1_FB28_Pos

#define CAN_F6R1_FB28_Msk

#define CAN_F6R1_FB28

#define CAN_F6R1_FB29_Pos

#define CAN_F6R1_FB29_Msk

#define CAN_F6R1_FB29

#define CAN_F6R1_FB30_Pos

#define CAN_F6R1_FB30_Msk

#define CAN_F6R1_FB30

#define CAN_F6R1_FB31_Pos

#define CAN_F6R1_FB31_Msk

#define CAN_F6R1_FB31

Bit definition for CAN_F7R1 register

#define CAN_F7R1_FB0_Pos

#define CAN_F7R1_FB0_Msk

#define CAN_F7R1_FB0

#define CAN_F7R1_FB1_Pos

#define CAN_F7R1_FB1_Msk

#define CAN_F7R1_FB1

#define CAN_F7R1_FB2_Pos

#define CAN_F7R1_FB2_Msk

#define CAN_F7R1_FB2

#define CAN_F7R1_FB3_Pos

#define CAN_F7R1_FB3_Msk

#define CAN_F7R1_FB3

#define CAN_F7R1_FB4_Pos

#define CAN_F7R1_FB4_Msk

#define CAN_F7R1_FB4

#define CAN_F7R1_FB5_Pos

#define CAN_F7R1_FB5_Msk

#define CAN_F7R1_FB5

#define CAN_F7R1_FB6_Pos

#define CAN_F7R1_FB6_Msk

#define CAN_F7R1_FB6

#define CAN_F7R1_FB7_Pos

#define CAN_F7R1_FB7_Msk

#define CAN_F7R1_FB7

#define CAN_F7R1_FB8_Pos

#define CAN_F7R1_FB8_Msk

#define CAN_F7R1_FB8

#define CAN_F7R1_FB9_Pos

#define CAN_F7R1_FB9_Msk

#define CAN_F7R1_FB9

#define CAN_F7R1_FB10_Pos

#define CAN_F7R1_FB10_Msk

#define CAN_F7R1_FB10

#define CAN_F7R1_FB11_Pos

#define CAN_F7R1_FB11_Msk

#define CAN_F7R1_FB11

#define CAN_F7R1_FB12_Pos

#define CAN_F7R1_FB12_Msk

#define CAN_F7R1_FB12

#define CAN_F7R1_FB13_Pos

#define CAN_F7R1_FB13_Msk

#define CAN_F7R1_FB13

#define CAN_F7R1_FB14_Pos

#define CAN_F7R1_FB14_Msk

#define CAN_F7R1_FB14

#define CAN_F7R1_FB15_Pos

#define CAN_F7R1_FB15_Msk

#define CAN_F7R1_FB15

#define CAN_F7R1_FB16_Pos

#define CAN_F7R1_FB16_Msk

#define CAN_F7R1_FB16

#define CAN_F7R1_FB17_Pos

#define CAN_F7R1_FB17_Msk

#define CAN_F7R1_FB17

#define CAN_F7R1_FB18_Pos

#define CAN_F7R1_FB18_Msk

#define CAN_F7R1_FB18

#define CAN_F7R1_FB19_Pos

#define CAN_F7R1_FB19_Msk

#define CAN_F7R1_FB19

#define CAN_F7R1_FB20_Pos

#define CAN_F7R1_FB20_Msk

#define CAN_F7R1_FB20

#define CAN_F7R1_FB21_Pos

#define CAN_F7R1_FB21_Msk

#define CAN_F7R1_FB21

#define CAN_F7R1_FB22_Pos

#define CAN_F7R1_FB22_Msk

#define CAN_F7R1_FB22

#define CAN_F7R1_FB23_Pos

#define CAN_F7R1_FB23_Msk

#define CAN_F7R1_FB23

#define CAN_F7R1_FB24_Pos

#define CAN_F7R1_FB24_Msk

#define CAN_F7R1_FB24

#define CAN_F7R1_FB25_Pos

#define CAN_F7R1_FB25_Msk

#define CAN_F7R1_FB25

#define CAN_F7R1_FB26_Pos

#define CAN_F7R1_FB26_Msk

#define CAN_F7R1_FB26

#define CAN_F7R1_FB27_Pos

#define CAN_F7R1_FB27_Msk

#define CAN_F7R1_FB27

#define CAN_F7R1_FB28_Pos

#define CAN_F7R1_FB28_Msk

#define CAN_F7R1_FB28

#define CAN_F7R1_FB29_Pos

#define CAN_F7R1_FB29_Msk

#define CAN_F7R1_FB29

#define CAN_F7R1_FB30_Pos

#define CAN_F7R1_FB30_Msk

#define CAN_F7R1_FB30

#define CAN_F7R1_FB31_Pos

#define CAN_F7R1_FB31_Msk

#define CAN_F7R1_FB31

Bit definition for CAN_F8R1 register

#define CAN_F8R1_FB0_Pos

#define CAN_F8R1_FB0_Msk

#define CAN_F8R1_FB0

#define CAN_F8R1_FB1_Pos

#define CAN_F8R1_FB1_Msk

#define CAN_F8R1_FB1

#define CAN_F8R1_FB2_Pos

#define CAN_F8R1_FB2_Msk

#define CAN_F8R1_FB2

#define CAN_F8R1_FB3_Pos

#define CAN_F8R1_FB3_Msk

#define CAN_F8R1_FB3

#define CAN_F8R1_FB4_Pos

#define CAN_F8R1_FB4_Msk

#define CAN_F8R1_FB4

#define CAN_F8R1_FB5_Pos

#define CAN_F8R1_FB5_Msk

#define CAN_F8R1_FB5

#define CAN_F8R1_FB6_Pos

#define CAN_F8R1_FB6_Msk

#define CAN_F8R1_FB6

#define CAN_F8R1_FB7_Pos

#define CAN_F8R1_FB7_Msk

#define CAN_F8R1_FB7

#define CAN_F8R1_FB8_Pos

#define CAN_F8R1_FB8_Msk

#define CAN_F8R1_FB8

#define CAN_F8R1_FB9_Pos

#define CAN_F8R1_FB9_Msk

#define CAN_F8R1_FB9

#define CAN_F8R1_FB10_Pos

#define CAN_F8R1_FB10_Msk

#define CAN_F8R1_FB10

#define CAN_F8R1_FB11_Pos

#define CAN_F8R1_FB11_Msk

#define CAN_F8R1_FB11

#define CAN_F8R1_FB12_Pos

#define CAN_F8R1_FB12_Msk

#define CAN_F8R1_FB12

#define CAN_F8R1_FB13_Pos

#define CAN_F8R1_FB13_Msk

#define CAN_F8R1_FB13

#define CAN_F8R1_FB14_Pos

#define CAN_F8R1_FB14_Msk

#define CAN_F8R1_FB14

#define CAN_F8R1_FB15_Pos

#define CAN_F8R1_FB15_Msk

#define CAN_F8R1_FB15

#define CAN_F8R1_FB16_Pos

#define CAN_F8R1_FB16_Msk

#define CAN_F8R1_FB16

#define CAN_F8R1_FB17_Pos

#define CAN_F8R1_FB17_Msk

#define CAN_F8R1_FB17

#define CAN_F8R1_FB18_Pos

#define CAN_F8R1_FB18_Msk

#define CAN_F8R1_FB18

#define CAN_F8R1_FB19_Pos

#define CAN_F8R1_FB19_Msk

#define CAN_F8R1_FB19

#define CAN_F8R1_FB20_Pos

#define CAN_F8R1_FB20_Msk

#define CAN_F8R1_FB20

#define CAN_F8R1_FB21_Pos

#define CAN_F8R1_FB21_Msk

#define CAN_F8R1_FB21

#define CAN_F8R1_FB22_Pos

#define CAN_F8R1_FB22_Msk

#define CAN_F8R1_FB22

#define CAN_F8R1_FB23_Pos

#define CAN_F8R1_FB23_Msk

#define CAN_F8R1_FB23

#define CAN_F8R1_FB24_Pos

#define CAN_F8R1_FB24_Msk

#define CAN_F8R1_FB24

#define CAN_F8R1_FB25_Pos

#define CAN_F8R1_FB25_Msk

#define CAN_F8R1_FB25

#define CAN_F8R1_FB26_Pos

#define CAN_F8R1_FB26_Msk

#define CAN_F8R1_FB26

#define CAN_F8R1_FB27_Pos

#define CAN_F8R1_FB27_Msk

#define CAN_F8R1_FB27

#define CAN_F8R1_FB28_Pos

#define CAN_F8R1_FB28_Msk

#define CAN_F8R1_FB28

#define CAN_F8R1_FB29_Pos

#define CAN_F8R1_FB29_Msk

#define CAN_F8R1_FB29

#define CAN_F8R1_FB30_Pos

#define CAN_F8R1_FB30_Msk

#define CAN_F8R1_FB30

#define CAN_F8R1_FB31_Pos

#define CAN_F8R1_FB31_Msk

#define CAN_F8R1_FB31

Bit definition for CAN_F9R1 register

#define CAN_F9R1_FB0_Pos

#define CAN_F9R1_FB0_Msk

#define CAN_F9R1_FB0

#define CAN_F9R1_FB1_Pos

#define CAN_F9R1_FB1_Msk

#define CAN_F9R1_FB1

#define CAN_F9R1_FB2_Pos

#define CAN_F9R1_FB2_Msk

#define CAN_F9R1_FB2

#define CAN_F9R1_FB3_Pos

#define CAN_F9R1_FB3_Msk

#define CAN_F9R1_FB3

#define CAN_F9R1_FB4_Pos

#define CAN_F9R1_FB4_Msk

#define CAN_F9R1_FB4

#define CAN_F9R1_FB5_Pos

#define CAN_F9R1_FB5_Msk

#define CAN_F9R1_FB5

#define CAN_F9R1_FB6_Pos

#define CAN_F9R1_FB6_Msk

#define CAN_F9R1_FB6

#define CAN_F9R1_FB7_Pos

#define CAN_F9R1_FB7_Msk

#define CAN_F9R1_FB7

#define CAN_F9R1_FB8_Pos

#define CAN_F9R1_FB8_Msk

#define CAN_F9R1_FB8

#define CAN_F9R1_FB9_Pos

#define CAN_F9R1_FB9_Msk

#define CAN_F9R1_FB9

#define CAN_F9R1_FB10_Pos

#define CAN_F9R1_FB10_Msk

#define CAN_F9R1_FB10

#define CAN_F9R1_FB11_Pos

#define CAN_F9R1_FB11_Msk

#define CAN_F9R1_FB11

#define CAN_F9R1_FB12_Pos

#define CAN_F9R1_FB12_Msk

#define CAN_F9R1_FB12

#define CAN_F9R1_FB13_Pos

#define CAN_F9R1_FB13_Msk

#define CAN_F9R1_FB13

#define CAN_F9R1_FB14_Pos

#define CAN_F9R1_FB14_Msk

#define CAN_F9R1_FB14

#define CAN_F9R1_FB15_Pos

#define CAN_F9R1_FB15_Msk

#define CAN_F9R1_FB15

#define CAN_F9R1_FB16_Pos

#define CAN_F9R1_FB16_Msk

#define CAN_F9R1_FB16

#define CAN_F9R1_FB17_Pos

#define CAN_F9R1_FB17_Msk

#define CAN_F9R1_FB17

#define CAN_F9R1_FB18_Pos

#define CAN_F9R1_FB18_Msk

#define CAN_F9R1_FB18

#define CAN_F9R1_FB19_Pos

#define CAN_F9R1_FB19_Msk

#define CAN_F9R1_FB19

#define CAN_F9R1_FB20_Pos

#define CAN_F9R1_FB20_Msk

#define CAN_F9R1_FB20

#define CAN_F9R1_FB21_Pos

#define CAN_F9R1_FB21_Msk

#define CAN_F9R1_FB21

#define CAN_F9R1_FB22_Pos

#define CAN_F9R1_FB22_Msk

#define CAN_F9R1_FB22

#define CAN_F9R1_FB23_Pos

#define CAN_F9R1_FB23_Msk

#define CAN_F9R1_FB23

#define CAN_F9R1_FB24_Pos

#define CAN_F9R1_FB24_Msk

#define CAN_F9R1_FB24

#define CAN_F9R1_FB25_Pos

#define CAN_F9R1_FB25_Msk

#define CAN_F9R1_FB25

#define CAN_F9R1_FB26_Pos

#define CAN_F9R1_FB26_Msk

#define CAN_F9R1_FB26

#define CAN_F9R1_FB27_Pos

#define CAN_F9R1_FB27_Msk

#define CAN_F9R1_FB27

#define CAN_F9R1_FB28_Pos

#define CAN_F9R1_FB28_Msk

#define CAN_F9R1_FB28

#define CAN_F9R1_FB29_Pos

#define CAN_F9R1_FB29_Msk

#define CAN_F9R1_FB29

#define CAN_F9R1_FB30_Pos

#define CAN_F9R1_FB30_Msk

#define CAN_F9R1_FB30

#define CAN_F9R1_FB31_Pos

#define CAN_F9R1_FB31_Msk

#define CAN_F9R1_FB31

Bit definition for CAN_F10R1 register

#define CAN_F10R1_FB0_Pos

#define CAN_F10R1_FB0_Msk

#define CAN_F10R1_FB0

#define CAN_F10R1_FB1_Pos

#define CAN_F10R1_FB1_Msk

#define CAN_F10R1_FB1

#define CAN_F10R1_FB2_Pos

#define CAN_F10R1_FB2_Msk

#define CAN_F10R1_FB2

#define CAN_F10R1_FB3_Pos

#define CAN_F10R1_FB3_Msk

#define CAN_F10R1_FB3

#define CAN_F10R1_FB4_Pos

#define CAN_F10R1_FB4_Msk

#define CAN_F10R1_FB4

#define CAN_F10R1_FB5_Pos

#define CAN_F10R1_FB5_Msk

#define CAN_F10R1_FB5

#define CAN_F10R1_FB6_Pos

#define CAN_F10R1_FB6_Msk

#define CAN_F10R1_FB6

#define CAN_F10R1_FB7_Pos

#define CAN_F10R1_FB7_Msk

#define CAN_F10R1_FB7

#define CAN_F10R1_FB8_Pos

#define CAN_F10R1_FB8_Msk

#define CAN_F10R1_FB8

#define CAN_F10R1_FB9_Pos

#define CAN_F10R1_FB9_Msk

#define CAN_F10R1_FB9

#define CAN_F10R1_FB10_Pos

#define CAN_F10R1_FB10_Msk

#define CAN_F10R1_FB10

#define CAN_F10R1_FB11_Pos

#define CAN_F10R1_FB11_Msk

#define CAN_F10R1_FB11

#define CAN_F10R1_FB12_Pos

#define CAN_F10R1_FB12_Msk

#define CAN_F10R1_FB12

#define CAN_F10R1_FB13_Pos

#define CAN_F10R1_FB13_Msk

#define CAN_F10R1_FB13

#define CAN_F10R1_FB14_Pos

#define CAN_F10R1_FB14_Msk

#define CAN_F10R1_FB14

#define CAN_F10R1_FB15_Pos

#define CAN_F10R1_FB15_Msk

#define CAN_F10R1_FB15

#define CAN_F10R1_FB16_Pos

#define CAN_F10R1_FB16_Msk

#define CAN_F10R1_FB16

#define CAN_F10R1_FB17_Pos

#define CAN_F10R1_FB17_Msk

#define CAN_F10R1_FB17

#define CAN_F10R1_FB18_Pos

#define CAN_F10R1_FB18_Msk

#define CAN_F10R1_FB18

#define CAN_F10R1_FB19_Pos

#define CAN_F10R1_FB19_Msk

#define CAN_F10R1_FB19

#define CAN_F10R1_FB20_Pos

#define CAN_F10R1_FB20_Msk

#define CAN_F10R1_FB20

#define CAN_F10R1_FB21_Pos

#define CAN_F10R1_FB21_Msk

#define CAN_F10R1_FB21

#define CAN_F10R1_FB22_Pos

#define CAN_F10R1_FB22_Msk

#define CAN_F10R1_FB22

#define CAN_F10R1_FB23_Pos

#define CAN_F10R1_FB23_Msk

#define CAN_F10R1_FB23

#define CAN_F10R1_FB24_Pos

#define CAN_F10R1_FB24_Msk

#define CAN_F10R1_FB24

#define CAN_F10R1_FB25_Pos

#define CAN_F10R1_FB25_Msk

#define CAN_F10R1_FB25

#define CAN_F10R1_FB26_Pos

#define CAN_F10R1_FB26_Msk

#define CAN_F10R1_FB26

#define CAN_F10R1_FB27_Pos

#define CAN_F10R1_FB27_Msk

#define CAN_F10R1_FB27

#define CAN_F10R1_FB28_Pos

#define CAN_F10R1_FB28_Msk

#define CAN_F10R1_FB28

#define CAN_F10R1_FB29_Pos

#define CAN_F10R1_FB29_Msk

#define CAN_F10R1_FB29

#define CAN_F10R1_FB30_Pos

#define CAN_F10R1_FB30_Msk

#define CAN_F10R1_FB30

#define CAN_F10R1_FB31_Pos

#define CAN_F10R1_FB31_Msk

#define CAN_F10R1_FB31

Bit definition for CAN_F11R1 register

#define CAN_F11R1_FB0_Pos

#define CAN_F11R1_FB0_Msk

#define CAN_F11R1_FB0

#define CAN_F11R1_FB1_Pos

#define CAN_F11R1_FB1_Msk

#define CAN_F11R1_FB1

#define CAN_F11R1_FB2_Pos

#define CAN_F11R1_FB2_Msk

#define CAN_F11R1_FB2

#define CAN_F11R1_FB3_Pos

#define CAN_F11R1_FB3_Msk

#define CAN_F11R1_FB3

#define CAN_F11R1_FB4_Pos

#define CAN_F11R1_FB4_Msk

#define CAN_F11R1_FB4

#define CAN_F11R1_FB5_Pos

#define CAN_F11R1_FB5_Msk

#define CAN_F11R1_FB5

#define CAN_F11R1_FB6_Pos

#define CAN_F11R1_FB6_Msk

#define CAN_F11R1_FB6

#define CAN_F11R1_FB7_Pos

#define CAN_F11R1_FB7_Msk

#define CAN_F11R1_FB7

#define CAN_F11R1_FB8_Pos

#define CAN_F11R1_FB8_Msk

#define CAN_F11R1_FB8

#define CAN_F11R1_FB9_Pos

#define CAN_F11R1_FB9_Msk

#define CAN_F11R1_FB9

#define CAN_F11R1_FB10_Pos

#define CAN_F11R1_FB10_Msk

#define CAN_F11R1_FB10

#define CAN_F11R1_FB11_Pos

#define CAN_F11R1_FB11_Msk

#define CAN_F11R1_FB11

#define CAN_F11R1_FB12_Pos

#define CAN_F11R1_FB12_Msk

#define CAN_F11R1_FB12

#define CAN_F11R1_FB13_Pos

#define CAN_F11R1_FB13_Msk

#define CAN_F11R1_FB13

#define CAN_F11R1_FB14_Pos

#define CAN_F11R1_FB14_Msk

#define CAN_F11R1_FB14

#define CAN_F11R1_FB15_Pos

#define CAN_F11R1_FB15_Msk

#define CAN_F11R1_FB15

#define CAN_F11R1_FB16_Pos

#define CAN_F11R1_FB16_Msk

#define CAN_F11R1_FB16

#define CAN_F11R1_FB17_Pos

#define CAN_F11R1_FB17_Msk

#define CAN_F11R1_FB17

#define CAN_F11R1_FB18_Pos

#define CAN_F11R1_FB18_Msk

#define CAN_F11R1_FB18

#define CAN_F11R1_FB19_Pos

#define CAN_F11R1_FB19_Msk

#define CAN_F11R1_FB19

#define CAN_F11R1_FB20_Pos

#define CAN_F11R1_FB20_Msk

#define CAN_F11R1_FB20

#define CAN_F11R1_FB21_Pos

#define CAN_F11R1_FB21_Msk

#define CAN_F11R1_FB21

#define CAN_F11R1_FB22_Pos

#define CAN_F11R1_FB22_Msk

#define CAN_F11R1_FB22

#define CAN_F11R1_FB23_Pos

#define CAN_F11R1_FB23_Msk

#define CAN_F11R1_FB23

#define CAN_F11R1_FB24_Pos

#define CAN_F11R1_FB24_Msk

#define CAN_F11R1_FB24

#define CAN_F11R1_FB25_Pos

#define CAN_F11R1_FB25_Msk

#define CAN_F11R1_FB25

#define CAN_F11R1_FB26_Pos

#define CAN_F11R1_FB26_Msk

#define CAN_F11R1_FB26

#define CAN_F11R1_FB27_Pos

#define CAN_F11R1_FB27_Msk

#define CAN_F11R1_FB27

#define CAN_F11R1_FB28_Pos

#define CAN_F11R1_FB28_Msk

#define CAN_F11R1_FB28

#define CAN_F11R1_FB29_Pos

#define CAN_F11R1_FB29_Msk

#define CAN_F11R1_FB29

#define CAN_F11R1_FB30_Pos

#define CAN_F11R1_FB30_Msk

#define CAN_F11R1_FB30

#define CAN_F11R1_FB31_Pos

#define CAN_F11R1_FB31_Msk

#define CAN_F11R1_FB31

Bit definition for CAN_F12R1 register

#define CAN_F12R1_FB0_Pos

#define CAN_F12R1_FB0_Msk

#define CAN_F12R1_FB0

#define CAN_F12R1_FB1_Pos

#define CAN_F12R1_FB1_Msk

#define CAN_F12R1_FB1

#define CAN_F12R1_FB2_Pos

#define CAN_F12R1_FB2_Msk

#define CAN_F12R1_FB2

#define CAN_F12R1_FB3_Pos

#define CAN_F12R1_FB3_Msk

#define CAN_F12R1_FB3

#define CAN_F12R1_FB4_Pos

#define CAN_F12R1_FB4_Msk

#define CAN_F12R1_FB4

#define CAN_F12R1_FB5_Pos

#define CAN_F12R1_FB5_Msk

#define CAN_F12R1_FB5

#define CAN_F12R1_FB6_Pos

#define CAN_F12R1_FB6_Msk

#define CAN_F12R1_FB6

#define CAN_F12R1_FB7_Pos

#define CAN_F12R1_FB7_Msk

#define CAN_F12R1_FB7

#define CAN_F12R1_FB8_Pos

#define CAN_F12R1_FB8_Msk

#define CAN_F12R1_FB8

#define CAN_F12R1_FB9_Pos

#define CAN_F12R1_FB9_Msk

#define CAN_F12R1_FB9

#define CAN_F12R1_FB10_Pos

#define CAN_F12R1_FB10_Msk

#define CAN_F12R1_FB10

#define CAN_F12R1_FB11_Pos

#define CAN_F12R1_FB11_Msk

#define CAN_F12R1_FB11

#define CAN_F12R1_FB12_Pos

#define CAN_F12R1_FB12_Msk

#define CAN_F12R1_FB12

#define CAN_F12R1_FB13_Pos

#define CAN_F12R1_FB13_Msk

#define CAN_F12R1_FB13

#define CAN_F12R1_FB14_Pos

#define CAN_F12R1_FB14_Msk

#define CAN_F12R1_FB14

#define CAN_F12R1_FB15_Pos

#define CAN_F12R1_FB15_Msk

#define CAN_F12R1_FB15

#define CAN_F12R1_FB16_Pos

#define CAN_F12R1_FB16_Msk

#define CAN_F12R1_FB16

#define CAN_F12R1_FB17_Pos

#define CAN_F12R1_FB17_Msk

#define CAN_F12R1_FB17

#define CAN_F12R1_FB18_Pos

#define CAN_F12R1_FB18_Msk

#define CAN_F12R1_FB18

#define CAN_F12R1_FB19_Pos

#define CAN_F12R1_FB19_Msk

#define CAN_F12R1_FB19

#define CAN_F12R1_FB20_Pos

#define CAN_F12R1_FB20_Msk

#define CAN_F12R1_FB20

#define CAN_F12R1_FB21_Pos

#define CAN_F12R1_FB21_Msk

#define CAN_F12R1_FB21

#define CAN_F12R1_FB22_Pos

#define CAN_F12R1_FB22_Msk

#define CAN_F12R1_FB22

#define CAN_F12R1_FB23_Pos

#define CAN_F12R1_FB23_Msk

#define CAN_F12R1_FB23

#define CAN_F12R1_FB24_Pos

#define CAN_F12R1_FB24_Msk

#define CAN_F12R1_FB24

#define CAN_F12R1_FB25_Pos

#define CAN_F12R1_FB25_Msk

#define CAN_F12R1_FB25

#define CAN_F12R1_FB26_Pos

#define CAN_F12R1_FB26_Msk

#define CAN_F12R1_FB26

#define CAN_F12R1_FB27_Pos

#define CAN_F12R1_FB27_Msk

#define CAN_F12R1_FB27

#define CAN_F12R1_FB28_Pos

#define CAN_F12R1_FB28_Msk

#define CAN_F12R1_FB28

#define CAN_F12R1_FB29_Pos

#define CAN_F12R1_FB29_Msk

#define CAN_F12R1_FB29

#define CAN_F12R1_FB30_Pos

#define CAN_F12R1_FB30_Msk

#define CAN_F12R1_FB30

#define CAN_F12R1_FB31_Pos

#define CAN_F12R1_FB31_Msk

#define CAN_F12R1_FB31

Bit definition for CAN_F13R1 register

#define CAN_F13R1_FB0_Pos

#define CAN_F13R1_FB0_Msk

#define CAN_F13R1_FB0

#define CAN_F13R1_FB1_Pos

#define CAN_F13R1_FB1_Msk

#define CAN_F13R1_FB1

#define CAN_F13R1_FB2_Pos

#define CAN_F13R1_FB2_Msk

#define CAN_F13R1_FB2

#define CAN_F13R1_FB3_Pos

#define CAN_F13R1_FB3_Msk

#define CAN_F13R1_FB3

#define CAN_F13R1_FB4_Pos

#define CAN_F13R1_FB4_Msk

#define CAN_F13R1_FB4

#define CAN_F13R1_FB5_Pos

#define CAN_F13R1_FB5_Msk

#define CAN_F13R1_FB5

#define CAN_F13R1_FB6_Pos

#define CAN_F13R1_FB6_Msk

#define CAN_F13R1_FB6

#define CAN_F13R1_FB7_Pos

#define CAN_F13R1_FB7_Msk

#define CAN_F13R1_FB7

#define CAN_F13R1_FB8_Pos

#define CAN_F13R1_FB8_Msk

#define CAN_F13R1_FB8

#define CAN_F13R1_FB9_Pos

#define CAN_F13R1_FB9_Msk

#define CAN_F13R1_FB9

#define CAN_F13R1_FB10_Pos

#define CAN_F13R1_FB10_Msk

#define CAN_F13R1_FB10

#define CAN_F13R1_FB11_Pos

#define CAN_F13R1_FB11_Msk

#define CAN_F13R1_FB11

#define CAN_F13R1_FB12_Pos

#define CAN_F13R1_FB12_Msk

#define CAN_F13R1_FB12

#define CAN_F13R1_FB13_Pos

#define CAN_F13R1_FB13_Msk

#define CAN_F13R1_FB13

#define CAN_F13R1_FB14_Pos

#define CAN_F13R1_FB14_Msk

#define CAN_F13R1_FB14

#define CAN_F13R1_FB15_Pos

#define CAN_F13R1_FB15_Msk

#define CAN_F13R1_FB15

#define CAN_F13R1_FB16_Pos

#define CAN_F13R1_FB16_Msk

#define CAN_F13R1_FB16

#define CAN_F13R1_FB17_Pos

#define CAN_F13R1_FB17_Msk

#define CAN_F13R1_FB17

#define CAN_F13R1_FB18_Pos

#define CAN_F13R1_FB18_Msk

#define CAN_F13R1_FB18

#define CAN_F13R1_FB19_Pos

#define CAN_F13R1_FB19_Msk

#define CAN_F13R1_FB19

#define CAN_F13R1_FB20_Pos

#define CAN_F13R1_FB20_Msk

#define CAN_F13R1_FB20

#define CAN_F13R1_FB21_Pos

#define CAN_F13R1_FB21_Msk

#define CAN_F13R1_FB21

#define CAN_F13R1_FB22_Pos

#define CAN_F13R1_FB22_Msk

#define CAN_F13R1_FB22

#define CAN_F13R1_FB23_Pos

#define CAN_F13R1_FB23_Msk

#define CAN_F13R1_FB23

#define CAN_F13R1_FB24_Pos

#define CAN_F13R1_FB24_Msk

#define CAN_F13R1_FB24

#define CAN_F13R1_FB25_Pos

#define CAN_F13R1_FB25_Msk

#define CAN_F13R1_FB25

#define CAN_F13R1_FB26_Pos

#define CAN_F13R1_FB26_Msk

#define CAN_F13R1_FB26

#define CAN_F13R1_FB27_Pos

#define CAN_F13R1_FB27_Msk

#define CAN_F13R1_FB27

#define CAN_F13R1_FB28_Pos

#define CAN_F13R1_FB28_Msk

#define CAN_F13R1_FB28

#define CAN_F13R1_FB29_Pos

#define CAN_F13R1_FB29_Msk

#define CAN_F13R1_FB29

#define CAN_F13R1_FB30_Pos

#define CAN_F13R1_FB30_Msk

#define CAN_F13R1_FB30

#define CAN_F13R1_FB31_Pos

#define CAN_F13R1_FB31_Msk

#define CAN_F13R1_FB31

Bit definition for CAN_F0R2 register

#define CAN_F0R2_FB0_Pos

#define CAN_F0R2_FB0_Msk

#define CAN_F0R2_FB0

#define CAN_F0R2_FB1_Pos

#define CAN_F0R2_FB1_Msk

#define CAN_F0R2_FB1

#define CAN_F0R2_FB2_Pos

#define CAN_F0R2_FB2_Msk

#define CAN_F0R2_FB2

#define CAN_F0R2_FB3_Pos

#define CAN_F0R2_FB3_Msk

#define CAN_F0R2_FB3

#define CAN_F0R2_FB4_Pos

#define CAN_F0R2_FB4_Msk

#define CAN_F0R2_FB4

#define CAN_F0R2_FB5_Pos

#define CAN_F0R2_FB5_Msk

#define CAN_F0R2_FB5

#define CAN_F0R2_FB6_Pos

#define CAN_F0R2_FB6_Msk

#define CAN_F0R2_FB6

#define CAN_F0R2_FB7_Pos

#define CAN_F0R2_FB7_Msk

#define CAN_F0R2_FB7

#define CAN_F0R2_FB8_Pos

#define CAN_F0R2_FB8_Msk

#define CAN_F0R2_FB8

#define CAN_F0R2_FB9_Pos

#define CAN_F0R2_FB9_Msk

#define CAN_F0R2_FB9

#define CAN_F0R2_FB10_Pos

#define CAN_F0R2_FB10_Msk

#define CAN_F0R2_FB10

#define CAN_F0R2_FB11_Pos

#define CAN_F0R2_FB11_Msk

#define CAN_F0R2_FB11

#define CAN_F0R2_FB12_Pos

#define CAN_F0R2_FB12_Msk

#define CAN_F0R2_FB12

#define CAN_F0R2_FB13_Pos

#define CAN_F0R2_FB13_Msk

#define CAN_F0R2_FB13

#define CAN_F0R2_FB14_Pos

#define CAN_F0R2_FB14_Msk

#define CAN_F0R2_FB14

#define CAN_F0R2_FB15_Pos

#define CAN_F0R2_FB15_Msk

#define CAN_F0R2_FB15

#define CAN_F0R2_FB16_Pos

#define CAN_F0R2_FB16_Msk

#define CAN_F0R2_FB16

#define CAN_F0R2_FB17_Pos

#define CAN_F0R2_FB17_Msk

#define CAN_F0R2_FB17

#define CAN_F0R2_FB18_Pos

#define CAN_F0R2_FB18_Msk

#define CAN_F0R2_FB18

#define CAN_F0R2_FB19_Pos

#define CAN_F0R2_FB19_Msk

#define CAN_F0R2_FB19

#define CAN_F0R2_FB20_Pos

#define CAN_F0R2_FB20_Msk

#define CAN_F0R2_FB20

#define CAN_F0R2_FB21_Pos

#define CAN_F0R2_FB21_Msk

#define CAN_F0R2_FB21

#define CAN_F0R2_FB22_Pos

#define CAN_F0R2_FB22_Msk

#define CAN_F0R2_FB22

#define CAN_F0R2_FB23_Pos

#define CAN_F0R2_FB23_Msk

#define CAN_F0R2_FB23

#define CAN_F0R2_FB24_Pos

#define CAN_F0R2_FB24_Msk

#define CAN_F0R2_FB24

#define CAN_F0R2_FB25_Pos

#define CAN_F0R2_FB25_Msk

#define CAN_F0R2_FB25

#define CAN_F0R2_FB26_Pos

#define CAN_F0R2_FB26_Msk

#define CAN_F0R2_FB26

#define CAN_F0R2_FB27_Pos

#define CAN_F0R2_FB27_Msk

#define CAN_F0R2_FB27

#define CAN_F0R2_FB28_Pos

#define CAN_F0R2_FB28_Msk

#define CAN_F0R2_FB28

#define CAN_F0R2_FB29_Pos

#define CAN_F0R2_FB29_Msk

#define CAN_F0R2_FB29

#define CAN_F0R2_FB30_Pos

#define CAN_F0R2_FB30_Msk

#define CAN_F0R2_FB30

#define CAN_F0R2_FB31_Pos

#define CAN_F0R2_FB31_Msk

#define CAN_F0R2_FB31

Bit definition for CAN_F1R2 register

#define CAN_F1R2_FB0_Pos

#define CAN_F1R2_FB0_Msk

#define CAN_F1R2_FB0

#define CAN_F1R2_FB1_Pos

#define CAN_F1R2_FB1_Msk

#define CAN_F1R2_FB1

#define CAN_F1R2_FB2_Pos

#define CAN_F1R2_FB2_Msk

#define CAN_F1R2_FB2

#define CAN_F1R2_FB3_Pos

#define CAN_F1R2_FB3_Msk

#define CAN_F1R2_FB3

#define CAN_F1R2_FB4_Pos

#define CAN_F1R2_FB4_Msk

#define CAN_F1R2_FB4

#define CAN_F1R2_FB5_Pos

#define CAN_F1R2_FB5_Msk

#define CAN_F1R2_FB5

#define CAN_F1R2_FB6_Pos

#define CAN_F1R2_FB6_Msk

#define CAN_F1R2_FB6

#define CAN_F1R2_FB7_Pos

#define CAN_F1R2_FB7_Msk

#define CAN_F1R2_FB7

#define CAN_F1R2_FB8_Pos

#define CAN_F1R2_FB8_Msk

#define CAN_F1R2_FB8

#define CAN_F1R2_FB9_Pos

#define CAN_F1R2_FB9_Msk

#define CAN_F1R2_FB9

#define CAN_F1R2_FB10_Pos

#define CAN_F1R2_FB10_Msk

#define CAN_F1R2_FB10

#define CAN_F1R2_FB11_Pos

#define CAN_F1R2_FB11_Msk

#define CAN_F1R2_FB11

#define CAN_F1R2_FB12_Pos

#define CAN_F1R2_FB12_Msk

#define CAN_F1R2_FB12

#define CAN_F1R2_FB13_Pos

#define CAN_F1R2_FB13_Msk

#define CAN_F1R2_FB13

#define CAN_F1R2_FB14_Pos

#define CAN_F1R2_FB14_Msk

#define CAN_F1R2_FB14

#define CAN_F1R2_FB15_Pos

#define CAN_F1R2_FB15_Msk

#define CAN_F1R2_FB15

#define CAN_F1R2_FB16_Pos

#define CAN_F1R2_FB16_Msk

#define CAN_F1R2_FB16

#define CAN_F1R2_FB17_Pos

#define CAN_F1R2_FB17_Msk

#define CAN_F1R2_FB17

#define CAN_F1R2_FB18_Pos

#define CAN_F1R2_FB18_Msk

#define CAN_F1R2_FB18

#define CAN_F1R2_FB19_Pos

#define CAN_F1R2_FB19_Msk

#define CAN_F1R2_FB19

#define CAN_F1R2_FB20_Pos

#define CAN_F1R2_FB20_Msk

#define CAN_F1R2_FB20

#define CAN_F1R2_FB21_Pos

#define CAN_F1R2_FB21_Msk

#define CAN_F1R2_FB21

#define CAN_F1R2_FB22_Pos

#define CAN_F1R2_FB22_Msk

#define CAN_F1R2_FB22

#define CAN_F1R2_FB23_Pos

#define CAN_F1R2_FB23_Msk

#define CAN_F1R2_FB23

#define CAN_F1R2_FB24_Pos

#define CAN_F1R2_FB24_Msk

#define CAN_F1R2_FB24

#define CAN_F1R2_FB25_Pos

#define CAN_F1R2_FB25_Msk

#define CAN_F1R2_FB25

#define CAN_F1R2_FB26_Pos

#define CAN_F1R2_FB26_Msk

#define CAN_F1R2_FB26

#define CAN_F1R2_FB27_Pos

#define CAN_F1R2_FB27_Msk

#define CAN_F1R2_FB27

#define CAN_F1R2_FB28_Pos

#define CAN_F1R2_FB28_Msk

#define CAN_F1R2_FB28

#define CAN_F1R2_FB29_Pos

#define CAN_F1R2_FB29_Msk

#define CAN_F1R2_FB29

#define CAN_F1R2_FB30_Pos

#define CAN_F1R2_FB30_Msk

#define CAN_F1R2_FB30

#define CAN_F1R2_FB31_Pos

#define CAN_F1R2_FB31_Msk

#define CAN_F1R2_FB31

Bit definition for CAN_F2R2 register

#define CAN_F2R2_FB0_Pos

#define CAN_F2R2_FB0_Msk

#define CAN_F2R2_FB0

#define CAN_F2R2_FB1_Pos

#define CAN_F2R2_FB1_Msk

#define CAN_F2R2_FB1

#define CAN_F2R2_FB2_Pos

#define CAN_F2R2_FB2_Msk

#define CAN_F2R2_FB2

#define CAN_F2R2_FB3_Pos

#define CAN_F2R2_FB3_Msk

#define CAN_F2R2_FB3

#define CAN_F2R2_FB4_Pos

#define CAN_F2R2_FB4_Msk

#define CAN_F2R2_FB4

#define CAN_F2R2_FB5_Pos

#define CAN_F2R2_FB5_Msk

#define CAN_F2R2_FB5

#define CAN_F2R2_FB6_Pos

#define CAN_F2R2_FB6_Msk

#define CAN_F2R2_FB6

#define CAN_F2R2_FB7_Pos

#define CAN_F2R2_FB7_Msk

#define CAN_F2R2_FB7

#define CAN_F2R2_FB8_Pos

#define CAN_F2R2_FB8_Msk

#define CAN_F2R2_FB8

#define CAN_F2R2_FB9_Pos

#define CAN_F2R2_FB9_Msk

#define CAN_F2R2_FB9

#define CAN_F2R2_FB10_Pos

#define CAN_F2R2_FB10_Msk

#define CAN_F2R2_FB10

#define CAN_F2R2_FB11_Pos

#define CAN_F2R2_FB11_Msk

#define CAN_F2R2_FB11

#define CAN_F2R2_FB12_Pos

#define CAN_F2R2_FB12_Msk

#define CAN_F2R2_FB12

#define CAN_F2R2_FB13_Pos

#define CAN_F2R2_FB13_Msk

#define CAN_F2R2_FB13

#define CAN_F2R2_FB14_Pos

#define CAN_F2R2_FB14_Msk

#define CAN_F2R2_FB14

#define CAN_F2R2_FB15_Pos

#define CAN_F2R2_FB15_Msk

#define CAN_F2R2_FB15

#define CAN_F2R2_FB16_Pos

#define CAN_F2R2_FB16_Msk

#define CAN_F2R2_FB16

#define CAN_F2R2_FB17_Pos

#define CAN_F2R2_FB17_Msk

#define CAN_F2R2_FB17

#define CAN_F2R2_FB18_Pos

#define CAN_F2R2_FB18_Msk

#define CAN_F2R2_FB18

#define CAN_F2R2_FB19_Pos

#define CAN_F2R2_FB19_Msk

#define CAN_F2R2_FB19

#define CAN_F2R2_FB20_Pos

#define CAN_F2R2_FB20_Msk

#define CAN_F2R2_FB20

#define CAN_F2R2_FB21_Pos

#define CAN_F2R2_FB21_Msk

#define CAN_F2R2_FB21

#define CAN_F2R2_FB22_Pos

#define CAN_F2R2_FB22_Msk

#define CAN_F2R2_FB22

#define CAN_F2R2_FB23_Pos

#define CAN_F2R2_FB23_Msk

#define CAN_F2R2_FB23

#define CAN_F2R2_FB24_Pos

#define CAN_F2R2_FB24_Msk

#define CAN_F2R2_FB24

#define CAN_F2R2_FB25_Pos

#define CAN_F2R2_FB25_Msk

#define CAN_F2R2_FB25

#define CAN_F2R2_FB26_Pos

#define CAN_F2R2_FB26_Msk

#define CAN_F2R2_FB26

#define CAN_F2R2_FB27_Pos

#define CAN_F2R2_FB27_Msk

#define CAN_F2R2_FB27

#define CAN_F2R2_FB28_Pos

#define CAN_F2R2_FB28_Msk

#define CAN_F2R2_FB28

#define CAN_F2R2_FB29_Pos

#define CAN_F2R2_FB29_Msk

#define CAN_F2R2_FB29

#define CAN_F2R2_FB30_Pos

#define CAN_F2R2_FB30_Msk

#define CAN_F2R2_FB30

#define CAN_F2R2_FB31_Pos

#define CAN_F2R2_FB31_Msk

#define CAN_F2R2_FB31

Bit definition for CAN_F3R2 register

#define CAN_F3R2_FB0_Pos

#define CAN_F3R2_FB0_Msk

#define CAN_F3R2_FB0

#define CAN_F3R2_FB1_Pos

#define CAN_F3R2_FB1_Msk

#define CAN_F3R2_FB1

#define CAN_F3R2_FB2_Pos

#define CAN_F3R2_FB2_Msk

#define CAN_F3R2_FB2

#define CAN_F3R2_FB3_Pos

#define CAN_F3R2_FB3_Msk

#define CAN_F3R2_FB3

#define CAN_F3R2_FB4_Pos

#define CAN_F3R2_FB4_Msk

#define CAN_F3R2_FB4

#define CAN_F3R2_FB5_Pos

#define CAN_F3R2_FB5_Msk

#define CAN_F3R2_FB5

#define CAN_F3R2_FB6_Pos

#define CAN_F3R2_FB6_Msk

#define CAN_F3R2_FB6

#define CAN_F3R2_FB7_Pos

#define CAN_F3R2_FB7_Msk

#define CAN_F3R2_FB7

#define CAN_F3R2_FB8_Pos

#define CAN_F3R2_FB8_Msk

#define CAN_F3R2_FB8

#define CAN_F3R2_FB9_Pos

#define CAN_F3R2_FB9_Msk

#define CAN_F3R2_FB9

#define CAN_F3R2_FB10_Pos

#define CAN_F3R2_FB10_Msk

#define CAN_F3R2_FB10

#define CAN_F3R2_FB11_Pos

#define CAN_F3R2_FB11_Msk

#define CAN_F3R2_FB11

#define CAN_F3R2_FB12_Pos

#define CAN_F3R2_FB12_Msk

#define CAN_F3R2_FB12

#define CAN_F3R2_FB13_Pos

#define CAN_F3R2_FB13_Msk

#define CAN_F3R2_FB13

#define CAN_F3R2_FB14_Pos

#define CAN_F3R2_FB14_Msk

#define CAN_F3R2_FB14

#define CAN_F3R2_FB15_Pos

#define CAN_F3R2_FB15_Msk

#define CAN_F3R2_FB15

#define CAN_F3R2_FB16_Pos

#define CAN_F3R2_FB16_Msk

#define CAN_F3R2_FB16

#define CAN_F3R2_FB17_Pos

#define CAN_F3R2_FB17_Msk

#define CAN_F3R2_FB17

#define CAN_F3R2_FB18_Pos

#define CAN_F3R2_FB18_Msk

#define CAN_F3R2_FB18

#define CAN_F3R2_FB19_Pos

#define CAN_F3R2_FB19_Msk

#define CAN_F3R2_FB19

#define CAN_F3R2_FB20_Pos

#define CAN_F3R2_FB20_Msk

#define CAN_F3R2_FB20

#define CAN_F3R2_FB21_Pos

#define CAN_F3R2_FB21_Msk

#define CAN_F3R2_FB21

#define CAN_F3R2_FB22_Pos

#define CAN_F3R2_FB22_Msk

#define CAN_F3R2_FB22

#define CAN_F3R2_FB23_Pos

#define CAN_F3R2_FB23_Msk

#define CAN_F3R2_FB23

#define CAN_F3R2_FB24_Pos

#define CAN_F3R2_FB24_Msk

#define CAN_F3R2_FB24

#define CAN_F3R2_FB25_Pos

#define CAN_F3R2_FB25_Msk

#define CAN_F3R2_FB25

#define CAN_F3R2_FB26_Pos

#define CAN_F3R2_FB26_Msk

#define CAN_F3R2_FB26

#define CAN_F3R2_FB27_Pos

#define CAN_F3R2_FB27_Msk

#define CAN_F3R2_FB27

#define CAN_F3R2_FB28_Pos

#define CAN_F3R2_FB28_Msk

#define CAN_F3R2_FB28

#define CAN_F3R2_FB29_Pos

#define CAN_F3R2_FB29_Msk

#define CAN_F3R2_FB29

#define CAN_F3R2_FB30_Pos

#define CAN_F3R2_FB30_Msk

#define CAN_F3R2_FB30

#define CAN_F3R2_FB31_Pos

#define CAN_F3R2_FB31_Msk

#define CAN_F3R2_FB31

Bit definition for CAN_F4R2 register

#define CAN_F4R2_FB0_Pos

#define CAN_F4R2_FB0_Msk

#define CAN_F4R2_FB0

#define CAN_F4R2_FB1_Pos

#define CAN_F4R2_FB1_Msk

#define CAN_F4R2_FB1

#define CAN_F4R2_FB2_Pos

#define CAN_F4R2_FB2_Msk

#define CAN_F4R2_FB2

#define CAN_F4R2_FB3_Pos

#define CAN_F4R2_FB3_Msk

#define CAN_F4R2_FB3

#define CAN_F4R2_FB4_Pos

#define CAN_F4R2_FB4_Msk

#define CAN_F4R2_FB4

#define CAN_F4R2_FB5_Pos

#define CAN_F4R2_FB5_Msk

#define CAN_F4R2_FB5

#define CAN_F4R2_FB6_Pos

#define CAN_F4R2_FB6_Msk

#define CAN_F4R2_FB6

#define CAN_F4R2_FB7_Pos

#define CAN_F4R2_FB7_Msk

#define CAN_F4R2_FB7

#define CAN_F4R2_FB8_Pos

#define CAN_F4R2_FB8_Msk

#define CAN_F4R2_FB8

#define CAN_F4R2_FB9_Pos

#define CAN_F4R2_FB9_Msk

#define CAN_F4R2_FB9

#define CAN_F4R2_FB10_Pos

#define CAN_F4R2_FB10_Msk

#define CAN_F4R2_FB10

#define CAN_F4R2_FB11_Pos

#define CAN_F4R2_FB11_Msk

#define CAN_F4R2_FB11

#define CAN_F4R2_FB12_Pos

#define CAN_F4R2_FB12_Msk

#define CAN_F4R2_FB12

#define CAN_F4R2_FB13_Pos

#define CAN_F4R2_FB13_Msk

#define CAN_F4R2_FB13

#define CAN_F4R2_FB14_Pos

#define CAN_F4R2_FB14_Msk

#define CAN_F4R2_FB14

#define CAN_F4R2_FB15_Pos

#define CAN_F4R2_FB15_Msk

#define CAN_F4R2_FB15

#define CAN_F4R2_FB16_Pos

#define CAN_F4R2_FB16_Msk

#define CAN_F4R2_FB16

#define CAN_F4R2_FB17_Pos

#define CAN_F4R2_FB17_Msk

#define CAN_F4R2_FB17

#define CAN_F4R2_FB18_Pos

#define CAN_F4R2_FB18_Msk

#define CAN_F4R2_FB18

#define CAN_F4R2_FB19_Pos

#define CAN_F4R2_FB19_Msk

#define CAN_F4R2_FB19

#define CAN_F4R2_FB20_Pos

#define CAN_F4R2_FB20_Msk

#define CAN_F4R2_FB20

#define CAN_F4R2_FB21_Pos

#define CAN_F4R2_FB21_Msk

#define CAN_F4R2_FB21

#define CAN_F4R2_FB22_Pos

#define CAN_F4R2_FB22_Msk

#define CAN_F4R2_FB22

#define CAN_F4R2_FB23_Pos

#define CAN_F4R2_FB23_Msk

#define CAN_F4R2_FB23

#define CAN_F4R2_FB24_Pos

#define CAN_F4R2_FB24_Msk

#define CAN_F4R2_FB24

#define CAN_F4R2_FB25_Pos

#define CAN_F4R2_FB25_Msk

#define CAN_F4R2_FB25

#define CAN_F4R2_FB26_Pos

#define CAN_F4R2_FB26_Msk

#define CAN_F4R2_FB26

#define CAN_F4R2_FB27_Pos

#define CAN_F4R2_FB27_Msk

#define CAN_F4R2_FB27

#define CAN_F4R2_FB28_Pos

#define CAN_F4R2_FB28_Msk

#define CAN_F4R2_FB28

#define CAN_F4R2_FB29_Pos

#define CAN_F4R2_FB29_Msk

#define CAN_F4R2_FB29

#define CAN_F4R2_FB30_Pos

#define CAN_F4R2_FB30_Msk

#define CAN_F4R2_FB30

#define CAN_F4R2_FB31_Pos

#define CAN_F4R2_FB31_Msk

#define CAN_F4R2_FB31

Bit definition for CAN_F5R2 register

#define CAN_F5R2_FB0_Pos

#define CAN_F5R2_FB0_Msk

#define CAN_F5R2_FB0

#define CAN_F5R2_FB1_Pos

#define CAN_F5R2_FB1_Msk

#define CAN_F5R2_FB1

#define CAN_F5R2_FB2_Pos

#define CAN_F5R2_FB2_Msk

#define CAN_F5R2_FB2

#define CAN_F5R2_FB3_Pos

#define CAN_F5R2_FB3_Msk

#define CAN_F5R2_FB3

#define CAN_F5R2_FB4_Pos

#define CAN_F5R2_FB4_Msk

#define CAN_F5R2_FB4

#define CAN_F5R2_FB5_Pos

#define CAN_F5R2_FB5_Msk

#define CAN_F5R2_FB5

#define CAN_F5R2_FB6_Pos

#define CAN_F5R2_FB6_Msk

#define CAN_F5R2_FB6

#define CAN_F5R2_FB7_Pos

#define CAN_F5R2_FB7_Msk

#define CAN_F5R2_FB7

#define CAN_F5R2_FB8_Pos

#define CAN_F5R2_FB8_Msk

#define CAN_F5R2_FB8

#define CAN_F5R2_FB9_Pos

#define CAN_F5R2_FB9_Msk

#define CAN_F5R2_FB9

#define CAN_F5R2_FB10_Pos

#define CAN_F5R2_FB10_Msk

#define CAN_F5R2_FB10

#define CAN_F5R2_FB11_Pos

#define CAN_F5R2_FB11_Msk

#define CAN_F5R2_FB11

#define CAN_F5R2_FB12_Pos

#define CAN_F5R2_FB12_Msk

#define CAN_F5R2_FB12

#define CAN_F5R2_FB13_Pos

#define CAN_F5R2_FB13_Msk

#define CAN_F5R2_FB13

#define CAN_F5R2_FB14_Pos

#define CAN_F5R2_FB14_Msk

#define CAN_F5R2_FB14

#define CAN_F5R2_FB15_Pos

#define CAN_F5R2_FB15_Msk

#define CAN_F5R2_FB15

#define CAN_F5R2_FB16_Pos

#define CAN_F5R2_FB16_Msk

#define CAN_F5R2_FB16

#define CAN_F5R2_FB17_Pos

#define CAN_F5R2_FB17_Msk

#define CAN_F5R2_FB17

#define CAN_F5R2_FB18_Pos

#define CAN_F5R2_FB18_Msk

#define CAN_F5R2_FB18

#define CAN_F5R2_FB19_Pos

#define CAN_F5R2_FB19_Msk

#define CAN_F5R2_FB19

#define CAN_F5R2_FB20_Pos

#define CAN_F5R2_FB20_Msk

#define CAN_F5R2_FB20

#define CAN_F5R2_FB21_Pos

#define CAN_F5R2_FB21_Msk

#define CAN_F5R2_FB21

#define CAN_F5R2_FB22_Pos

#define CAN_F5R2_FB22_Msk

#define CAN_F5R2_FB22

#define CAN_F5R2_FB23_Pos

#define CAN_F5R2_FB23_Msk

#define CAN_F5R2_FB23

#define CAN_F5R2_FB24_Pos

#define CAN_F5R2_FB24_Msk

#define CAN_F5R2_FB24

#define CAN_F5R2_FB25_Pos

#define CAN_F5R2_FB25_Msk

#define CAN_F5R2_FB25

#define CAN_F5R2_FB26_Pos

#define CAN_F5R2_FB26_Msk

#define CAN_F5R2_FB26

#define CAN_F5R2_FB27_Pos

#define CAN_F5R2_FB27_Msk

#define CAN_F5R2_FB27

#define CAN_F5R2_FB28_Pos

#define CAN_F5R2_FB28_Msk

#define CAN_F5R2_FB28

#define CAN_F5R2_FB29_Pos

#define CAN_F5R2_FB29_Msk

#define CAN_F5R2_FB29

#define CAN_F5R2_FB30_Pos

#define CAN_F5R2_FB30_Msk

#define CAN_F5R2_FB30

#define CAN_F5R2_FB31_Pos

#define CAN_F5R2_FB31_Msk

#define CAN_F5R2_FB31

Bit definition for CAN_F6R2 register

#define CAN_F6R2_FB0_Pos

#define CAN_F6R2_FB0_Msk

#define CAN_F6R2_FB0

#define CAN_F6R2_FB1_Pos

#define CAN_F6R2_FB1_Msk

#define CAN_F6R2_FB1

#define CAN_F6R2_FB2_Pos

#define CAN_F6R2_FB2_Msk

#define CAN_F6R2_FB2

#define CAN_F6R2_FB3_Pos

#define CAN_F6R2_FB3_Msk

#define CAN_F6R2_FB3

#define CAN_F6R2_FB4_Pos

#define CAN_F6R2_FB4_Msk

#define CAN_F6R2_FB4

#define CAN_F6R2_FB5_Pos

#define CAN_F6R2_FB5_Msk

#define CAN_F6R2_FB5

#define CAN_F6R2_FB6_Pos

#define CAN_F6R2_FB6_Msk

#define CAN_F6R2_FB6

#define CAN_F6R2_FB7_Pos

#define CAN_F6R2_FB7_Msk

#define CAN_F6R2_FB7

#define CAN_F6R2_FB8_Pos

#define CAN_F6R2_FB8_Msk

#define CAN_F6R2_FB8

#define CAN_F6R2_FB9_Pos

#define CAN_F6R2_FB9_Msk

#define CAN_F6R2_FB9

#define CAN_F6R2_FB10_Pos

#define CAN_F6R2_FB10_Msk

#define CAN_F6R2_FB10

#define CAN_F6R2_FB11_Pos

#define CAN_F6R2_FB11_Msk

#define CAN_F6R2_FB11

#define CAN_F6R2_FB12_Pos

#define CAN_F6R2_FB12_Msk

#define CAN_F6R2_FB12

#define CAN_F6R2_FB13_Pos

#define CAN_F6R2_FB13_Msk

#define CAN_F6R2_FB13

#define CAN_F6R2_FB14_Pos

#define CAN_F6R2_FB14_Msk

#define CAN_F6R2_FB14

#define CAN_F6R2_FB15_Pos

#define CAN_F6R2_FB15_Msk

#define CAN_F6R2_FB15

#define CAN_F6R2_FB16_Pos

#define CAN_F6R2_FB16_Msk

#define CAN_F6R2_FB16

#define CAN_F6R2_FB17_Pos

#define CAN_F6R2_FB17_Msk

#define CAN_F6R2_FB17

#define CAN_F6R2_FB18_Pos

#define CAN_F6R2_FB18_Msk

#define CAN_F6R2_FB18

#define CAN_F6R2_FB19_Pos

#define CAN_F6R2_FB19_Msk

#define CAN_F6R2_FB19

#define CAN_F6R2_FB20_Pos

#define CAN_F6R2_FB20_Msk

#define CAN_F6R2_FB20

#define CAN_F6R2_FB21_Pos

#define CAN_F6R2_FB21_Msk

#define CAN_F6R2_FB21

#define CAN_F6R2_FB22_Pos

#define CAN_F6R2_FB22_Msk

#define CAN_F6R2_FB22

#define CAN_F6R2_FB23_Pos

#define CAN_F6R2_FB23_Msk

#define CAN_F6R2_FB23

#define CAN_F6R2_FB24_Pos

#define CAN_F6R2_FB24_Msk

#define CAN_F6R2_FB24

#define CAN_F6R2_FB25_Pos

#define CAN_F6R2_FB25_Msk

#define CAN_F6R2_FB25

#define CAN_F6R2_FB26_Pos

#define CAN_F6R2_FB26_Msk

#define CAN_F6R2_FB26

#define CAN_F6R2_FB27_Pos

#define CAN_F6R2_FB27_Msk

#define CAN_F6R2_FB27

#define CAN_F6R2_FB28_Pos

#define CAN_F6R2_FB28_Msk

#define CAN_F6R2_FB28

#define CAN_F6R2_FB29_Pos

#define CAN_F6R2_FB29_Msk

#define CAN_F6R2_FB29

#define CAN_F6R2_FB30_Pos

#define CAN_F6R2_FB30_Msk

#define CAN_F6R2_FB30

#define CAN_F6R2_FB31_Pos

#define CAN_F6R2_FB31_Msk

#define CAN_F6R2_FB31

Bit definition for CAN_F7R2 register

#define CAN_F7R2_FB0_Pos

#define CAN_F7R2_FB0_Msk

#define CAN_F7R2_FB0

#define CAN_F7R2_FB1_Pos

#define CAN_F7R2_FB1_Msk

#define CAN_F7R2_FB1

#define CAN_F7R2_FB2_Pos

#define CAN_F7R2_FB2_Msk

#define CAN_F7R2_FB2

#define CAN_F7R2_FB3_Pos

#define CAN_F7R2_FB3_Msk

#define CAN_F7R2_FB3

#define CAN_F7R2_FB4_Pos

#define CAN_F7R2_FB4_Msk

#define CAN_F7R2_FB4

#define CAN_F7R2_FB5_Pos

#define CAN_F7R2_FB5_Msk

#define CAN_F7R2_FB5

#define CAN_F7R2_FB6_Pos

#define CAN_F7R2_FB6_Msk

#define CAN_F7R2_FB6

#define CAN_F7R2_FB7_Pos

#define CAN_F7R2_FB7_Msk

#define CAN_F7R2_FB7

#define CAN_F7R2_FB8_Pos

#define CAN_F7R2_FB8_Msk

#define CAN_F7R2_FB8

#define CAN_F7R2_FB9_Pos

#define CAN_F7R2_FB9_Msk

#define CAN_F7R2_FB9

#define CAN_F7R2_FB10_Pos

#define CAN_F7R2_FB10_Msk

#define CAN_F7R2_FB10

#define CAN_F7R2_FB11_Pos

#define CAN_F7R2_FB11_Msk

#define CAN_F7R2_FB11

#define CAN_F7R2_FB12_Pos

#define CAN_F7R2_FB12_Msk

#define CAN_F7R2_FB12

#define CAN_F7R2_FB13_Pos

#define CAN_F7R2_FB13_Msk

#define CAN_F7R2_FB13

#define CAN_F7R2_FB14_Pos

#define CAN_F7R2_FB14_Msk

#define CAN_F7R2_FB14

#define CAN_F7R2_FB15_Pos

#define CAN_F7R2_FB15_Msk

#define CAN_F7R2_FB15

#define CAN_F7R2_FB16_Pos

#define CAN_F7R2_FB16_Msk

#define CAN_F7R2_FB16

#define CAN_F7R2_FB17_Pos

#define CAN_F7R2_FB17_Msk

#define CAN_F7R2_FB17

#define CAN_F7R2_FB18_Pos

#define CAN_F7R2_FB18_Msk

#define CAN_F7R2_FB18

#define CAN_F7R2_FB19_Pos

#define CAN_F7R2_FB19_Msk

#define CAN_F7R2_FB19

#define CAN_F7R2_FB20_Pos

#define CAN_F7R2_FB20_Msk

#define CAN_F7R2_FB20

#define CAN_F7R2_FB21_Pos

#define CAN_F7R2_FB21_Msk

#define CAN_F7R2_FB21

#define CAN_F7R2_FB22_Pos

#define CAN_F7R2_FB22_Msk

#define CAN_F7R2_FB22

#define CAN_F7R2_FB23_Pos

#define CAN_F7R2_FB23_Msk

#define CAN_F7R2_FB23

#define CAN_F7R2_FB24_Pos

#define CAN_F7R2_FB24_Msk

#define CAN_F7R2_FB24

#define CAN_F7R2_FB25_Pos

#define CAN_F7R2_FB25_Msk

#define CAN_F7R2_FB25

#define CAN_F7R2_FB26_Pos

#define CAN_F7R2_FB26_Msk

#define CAN_F7R2_FB26

#define CAN_F7R2_FB27_Pos

#define CAN_F7R2_FB27_Msk

#define CAN_F7R2_FB27

#define CAN_F7R2_FB28_Pos

#define CAN_F7R2_FB28_Msk

#define CAN_F7R2_FB28

#define CAN_F7R2_FB29_Pos

#define CAN_F7R2_FB29_Msk

#define CAN_F7R2_FB29

#define CAN_F7R2_FB30_Pos

#define CAN_F7R2_FB30_Msk

#define CAN_F7R2_FB30

#define CAN_F7R2_FB31_Pos

#define CAN_F7R2_FB31_Msk

#define CAN_F7R2_FB31

Bit definition for CAN_F8R2 register

#define CAN_F8R2_FB0_Pos

#define CAN_F8R2_FB0_Msk

#define CAN_F8R2_FB0

#define CAN_F8R2_FB1_Pos

#define CAN_F8R2_FB1_Msk

#define CAN_F8R2_FB1

#define CAN_F8R2_FB2_Pos

#define CAN_F8R2_FB2_Msk

#define CAN_F8R2_FB2

#define CAN_F8R2_FB3_Pos

#define CAN_F8R2_FB3_Msk

#define CAN_F8R2_FB3

#define CAN_F8R2_FB4_Pos

#define CAN_F8R2_FB4_Msk

#define CAN_F8R2_FB4

#define CAN_F8R2_FB5_Pos

#define CAN_F8R2_FB5_Msk

#define CAN_F8R2_FB5

#define CAN_F8R2_FB6_Pos

#define CAN_F8R2_FB6_Msk

#define CAN_F8R2_FB6

#define CAN_F8R2_FB7_Pos

#define CAN_F8R2_FB7_Msk

#define CAN_F8R2_FB7

#define CAN_F8R2_FB8_Pos

#define CAN_F8R2_FB8_Msk

#define CAN_F8R2_FB8

#define CAN_F8R2_FB9_Pos

#define CAN_F8R2_FB9_Msk

#define CAN_F8R2_FB9

#define CAN_F8R2_FB10_Pos

#define CAN_F8R2_FB10_Msk

#define CAN_F8R2_FB10

#define CAN_F8R2_FB11_Pos

#define CAN_F8R2_FB11_Msk

#define CAN_F8R2_FB11

#define CAN_F8R2_FB12_Pos

#define CAN_F8R2_FB12_Msk

#define CAN_F8R2_FB12

#define CAN_F8R2_FB13_Pos

#define CAN_F8R2_FB13_Msk

#define CAN_F8R2_FB13

#define CAN_F8R2_FB14_Pos

#define CAN_F8R2_FB14_Msk

#define CAN_F8R2_FB14

#define CAN_F8R2_FB15_Pos

#define CAN_F8R2_FB15_Msk

#define CAN_F8R2_FB15

#define CAN_F8R2_FB16_Pos

#define CAN_F8R2_FB16_Msk

#define CAN_F8R2_FB16

#define CAN_F8R2_FB17_Pos

#define CAN_F8R2_FB17_Msk

#define CAN_F8R2_FB17

#define CAN_F8R2_FB18_Pos

#define CAN_F8R2_FB18_Msk

#define CAN_F8R2_FB18

#define CAN_F8R2_FB19_Pos

#define CAN_F8R2_FB19_Msk

#define CAN_F8R2_FB19

#define CAN_F8R2_FB20_Pos

#define CAN_F8R2_FB20_Msk

#define CAN_F8R2_FB20

#define CAN_F8R2_FB21_Pos

#define CAN_F8R2_FB21_Msk

#define CAN_F8R2_FB21

#define CAN_F8R2_FB22_Pos

#define CAN_F8R2_FB22_Msk

#define CAN_F8R2_FB22

#define CAN_F8R2_FB23_Pos

#define CAN_F8R2_FB23_Msk

#define CAN_F8R2_FB23

#define CAN_F8R2_FB24_Pos

#define CAN_F8R2_FB24_Msk

#define CAN_F8R2_FB24

#define CAN_F8R2_FB25_Pos

#define CAN_F8R2_FB25_Msk

#define CAN_F8R2_FB25

#define CAN_F8R2_FB26_Pos

#define CAN_F8R2_FB26_Msk

#define CAN_F8R2_FB26

#define CAN_F8R2_FB27_Pos

#define CAN_F8R2_FB27_Msk

#define CAN_F8R2_FB27

#define CAN_F8R2_FB28_Pos

#define CAN_F8R2_FB28_Msk

#define CAN_F8R2_FB28

#define CAN_F8R2_FB29_Pos

#define CAN_F8R2_FB29_Msk

#define CAN_F8R2_FB29

#define CAN_F8R2_FB30_Pos

#define CAN_F8R2_FB30_Msk

#define CAN_F8R2_FB30

#define CAN_F8R2_FB31_Pos

#define CAN_F8R2_FB31_Msk

#define CAN_F8R2_FB31

Bit definition for CAN_F9R2 register

#define CAN_F9R2_FB0_Pos

#define CAN_F9R2_FB0_Msk

#define CAN_F9R2_FB0

#define CAN_F9R2_FB1_Pos

#define CAN_F9R2_FB1_Msk

#define CAN_F9R2_FB1

#define CAN_F9R2_FB2_Pos

#define CAN_F9R2_FB2_Msk

#define CAN_F9R2_FB2

#define CAN_F9R2_FB3_Pos

#define CAN_F9R2_FB3_Msk

#define CAN_F9R2_FB3

#define CAN_F9R2_FB4_Pos

#define CAN_F9R2_FB4_Msk

#define CAN_F9R2_FB4

#define CAN_F9R2_FB5_Pos

#define CAN_F9R2_FB5_Msk

#define CAN_F9R2_FB5

#define CAN_F9R2_FB6_Pos

#define CAN_F9R2_FB6_Msk

#define CAN_F9R2_FB6

#define CAN_F9R2_FB7_Pos

#define CAN_F9R2_FB7_Msk

#define CAN_F9R2_FB7

#define CAN_F9R2_FB8_Pos

#define CAN_F9R2_FB8_Msk

#define CAN_F9R2_FB8

#define CAN_F9R2_FB9_Pos

#define CAN_F9R2_FB9_Msk

#define CAN_F9R2_FB9

#define CAN_F9R2_FB10_Pos

#define CAN_F9R2_FB10_Msk

#define CAN_F9R2_FB10

#define CAN_F9R2_FB11_Pos

#define CAN_F9R2_FB11_Msk

#define CAN_F9R2_FB11

#define CAN_F9R2_FB12_Pos

#define CAN_F9R2_FB12_Msk

#define CAN_F9R2_FB12

#define CAN_F9R2_FB13_Pos

#define CAN_F9R2_FB13_Msk

#define CAN_F9R2_FB13

#define CAN_F9R2_FB14_Pos

#define CAN_F9R2_FB14_Msk

#define CAN_F9R2_FB14

#define CAN_F9R2_FB15_Pos

#define CAN_F9R2_FB15_Msk

#define CAN_F9R2_FB15

#define CAN_F9R2_FB16_Pos

#define CAN_F9R2_FB16_Msk

#define CAN_F9R2_FB16

#define CAN_F9R2_FB17_Pos

#define CAN_F9R2_FB17_Msk

#define CAN_F9R2_FB17

#define CAN_F9R2_FB18_Pos

#define CAN_F9R2_FB18_Msk

#define CAN_F9R2_FB18

#define CAN_F9R2_FB19_Pos

#define CAN_F9R2_FB19_Msk

#define CAN_F9R2_FB19

#define CAN_F9R2_FB20_Pos

#define CAN_F9R2_FB20_Msk

#define CAN_F9R2_FB20

#define CAN_F9R2_FB21_Pos

#define CAN_F9R2_FB21_Msk

#define CAN_F9R2_FB21

#define CAN_F9R2_FB22_Pos

#define CAN_F9R2_FB22_Msk

#define CAN_F9R2_FB22

#define CAN_F9R2_FB23_Pos

#define CAN_F9R2_FB23_Msk

#define CAN_F9R2_FB23

#define CAN_F9R2_FB24_Pos

#define CAN_F9R2_FB24_Msk

#define CAN_F9R2_FB24

#define CAN_F9R2_FB25_Pos

#define CAN_F9R2_FB25_Msk

#define CAN_F9R2_FB25

#define CAN_F9R2_FB26_Pos

#define CAN_F9R2_FB26_Msk

#define CAN_F9R2_FB26

#define CAN_F9R2_FB27_Pos

#define CAN_F9R2_FB27_Msk

#define CAN_F9R2_FB27

#define CAN_F9R2_FB28_Pos

#define CAN_F9R2_FB28_Msk

#define CAN_F9R2_FB28

#define CAN_F9R2_FB29_Pos

#define CAN_F9R2_FB29_Msk

#define CAN_F9R2_FB29

#define CAN_F9R2_FB30_Pos

#define CAN_F9R2_FB30_Msk

#define CAN_F9R2_FB30

#define CAN_F9R2_FB31_Pos

#define CAN_F9R2_FB31_Msk

#define CAN_F9R2_FB31

Bit definition for CAN_F10R2 register

#define CAN_F10R2_FB0_Pos

#define CAN_F10R2_FB0_Msk

#define CAN_F10R2_FB0

#define CAN_F10R2_FB1_Pos

#define CAN_F10R2_FB1_Msk

#define CAN_F10R2_FB1

#define CAN_F10R2_FB2_Pos

#define CAN_F10R2_FB2_Msk

#define CAN_F10R2_FB2

#define CAN_F10R2_FB3_Pos

#define CAN_F10R2_FB3_Msk

#define CAN_F10R2_FB3

#define CAN_F10R2_FB4_Pos

#define CAN_F10R2_FB4_Msk

#define CAN_F10R2_FB4

#define CAN_F10R2_FB5_Pos

#define CAN_F10R2_FB5_Msk

#define CAN_F10R2_FB5

#define CAN_F10R2_FB6_Pos

#define CAN_F10R2_FB6_Msk

#define CAN_F10R2_FB6

#define CAN_F10R2_FB7_Pos

#define CAN_F10R2_FB7_Msk

#define CAN_F10R2_FB7

#define CAN_F10R2_FB8_Pos

#define CAN_F10R2_FB8_Msk

#define CAN_F10R2_FB8

#define CAN_F10R2_FB9_Pos

#define CAN_F10R2_FB9_Msk

#define CAN_F10R2_FB9

#define CAN_F10R2_FB10_Pos

#define CAN_F10R2_FB10_Msk

#define CAN_F10R2_FB10

#define CAN_F10R2_FB11_Pos

#define CAN_F10R2_FB11_Msk

#define CAN_F10R2_FB11

#define CAN_F10R2_FB12_Pos

#define CAN_F10R2_FB12_Msk

#define CAN_F10R2_FB12

#define CAN_F10R2_FB13_Pos

#define CAN_F10R2_FB13_Msk

#define CAN_F10R2_FB13

#define CAN_F10R2_FB14_Pos

#define CAN_F10R2_FB14_Msk

#define CAN_F10R2_FB14

#define CAN_F10R2_FB15_Pos

#define CAN_F10R2_FB15_Msk

#define CAN_F10R2_FB15

#define CAN_F10R2_FB16_Pos

#define CAN_F10R2_FB16_Msk

#define CAN_F10R2_FB16

#define CAN_F10R2_FB17_Pos

#define CAN_F10R2_FB17_Msk

#define CAN_F10R2_FB17

#define CAN_F10R2_FB18_Pos

#define CAN_F10R2_FB18_Msk

#define CAN_F10R2_FB18

#define CAN_F10R2_FB19_Pos

#define CAN_F10R2_FB19_Msk

#define CAN_F10R2_FB19

#define CAN_F10R2_FB20_Pos

#define CAN_F10R2_FB20_Msk

#define CAN_F10R2_FB20

#define CAN_F10R2_FB21_Pos

#define CAN_F10R2_FB21_Msk

#define CAN_F10R2_FB21

#define CAN_F10R2_FB22_Pos

#define CAN_F10R2_FB22_Msk

#define CAN_F10R2_FB22

#define CAN_F10R2_FB23_Pos

#define CAN_F10R2_FB23_Msk

#define CAN_F10R2_FB23

#define CAN_F10R2_FB24_Pos

#define CAN_F10R2_FB24_Msk

#define CAN_F10R2_FB24

#define CAN_F10R2_FB25_Pos

#define CAN_F10R2_FB25_Msk

#define CAN_F10R2_FB25

#define CAN_F10R2_FB26_Pos

#define CAN_F10R2_FB26_Msk

#define CAN_F10R2_FB26

#define CAN_F10R2_FB27_Pos

#define CAN_F10R2_FB27_Msk

#define CAN_F10R2_FB27

#define CAN_F10R2_FB28_Pos

#define CAN_F10R2_FB28_Msk

#define CAN_F10R2_FB28

#define CAN_F10R2_FB29_Pos

#define CAN_F10R2_FB29_Msk

#define CAN_F10R2_FB29

#define CAN_F10R2_FB30_Pos

#define CAN_F10R2_FB30_Msk

#define CAN_F10R2_FB30

#define CAN_F10R2_FB31_Pos

#define CAN_F10R2_FB31_Msk

#define CAN_F10R2_FB31

Bit definition for CAN_F11R2 register

#define CAN_F11R2_FB0_Pos

#define CAN_F11R2_FB0_Msk

#define CAN_F11R2_FB0

#define CAN_F11R2_FB1_Pos

#define CAN_F11R2_FB1_Msk

#define CAN_F11R2_FB1

#define CAN_F11R2_FB2_Pos

#define CAN_F11R2_FB2_Msk

#define CAN_F11R2_FB2

#define CAN_F11R2_FB3_Pos

#define CAN_F11R2_FB3_Msk

#define CAN_F11R2_FB3

#define CAN_F11R2_FB4_Pos

#define CAN_F11R2_FB4_Msk

#define CAN_F11R2_FB4

#define CAN_F11R2_FB5_Pos

#define CAN_F11R2_FB5_Msk

#define CAN_F11R2_FB5

#define CAN_F11R2_FB6_Pos

#define CAN_F11R2_FB6_Msk

#define CAN_F11R2_FB6

#define CAN_F11R2_FB7_Pos

#define CAN_F11R2_FB7_Msk

#define CAN_F11R2_FB7

#define CAN_F11R2_FB8_Pos

#define CAN_F11R2_FB8_Msk

#define CAN_F11R2_FB8

#define CAN_F11R2_FB9_Pos

#define CAN_F11R2_FB9_Msk

#define CAN_F11R2_FB9

#define CAN_F11R2_FB10_Pos

#define CAN_F11R2_FB10_Msk

#define CAN_F11R2_FB10

#define CAN_F11R2_FB11_Pos

#define CAN_F11R2_FB11_Msk

#define CAN_F11R2_FB11

#define CAN_F11R2_FB12_Pos

#define CAN_F11R2_FB12_Msk

#define CAN_F11R2_FB12

#define CAN_F11R2_FB13_Pos

#define CAN_F11R2_FB13_Msk

#define CAN_F11R2_FB13

#define CAN_F11R2_FB14_Pos

#define CAN_F11R2_FB14_Msk

#define CAN_F11R2_FB14

#define CAN_F11R2_FB15_Pos

#define CAN_F11R2_FB15_Msk

#define CAN_F11R2_FB15

#define CAN_F11R2_FB16_Pos

#define CAN_F11R2_FB16_Msk

#define CAN_F11R2_FB16

#define CAN_F11R2_FB17_Pos

#define CAN_F11R2_FB17_Msk

#define CAN_F11R2_FB17

#define CAN_F11R2_FB18_Pos

#define CAN_F11R2_FB18_Msk

#define CAN_F11R2_FB18

#define CAN_F11R2_FB19_Pos

#define CAN_F11R2_FB19_Msk

#define CAN_F11R2_FB19

#define CAN_F11R2_FB20_Pos

#define CAN_F11R2_FB20_Msk

#define CAN_F11R2_FB20

#define CAN_F11R2_FB21_Pos

#define CAN_F11R2_FB21_Msk

#define CAN_F11R2_FB21

#define CAN_F11R2_FB22_Pos

#define CAN_F11R2_FB22_Msk

#define CAN_F11R2_FB22

#define CAN_F11R2_FB23_Pos

#define CAN_F11R2_FB23_Msk

#define CAN_F11R2_FB23

#define CAN_F11R2_FB24_Pos

#define CAN_F11R2_FB24_Msk

#define CAN_F11R2_FB24

#define CAN_F11R2_FB25_Pos

#define CAN_F11R2_FB25_Msk

#define CAN_F11R2_FB25

#define CAN_F11R2_FB26_Pos

#define CAN_F11R2_FB26_Msk

#define CAN_F11R2_FB26

#define CAN_F11R2_FB27_Pos

#define CAN_F11R2_FB27_Msk

#define CAN_F11R2_FB27

#define CAN_F11R2_FB28_Pos

#define CAN_F11R2_FB28_Msk

#define CAN_F11R2_FB28

#define CAN_F11R2_FB29_Pos

#define CAN_F11R2_FB29_Msk

#define CAN_F11R2_FB29

#define CAN_F11R2_FB30_Pos

#define CAN_F11R2_FB30_Msk

#define CAN_F11R2_FB30

#define CAN_F11R2_FB31_Pos

#define CAN_F11R2_FB31_Msk

#define CAN_F11R2_FB31

Bit definition for CAN_F12R2 register

#define CAN_F12R2_FB0_Pos

#define CAN_F12R2_FB0_Msk

#define CAN_F12R2_FB0

#define CAN_F12R2_FB1_Pos

#define CAN_F12R2_FB1_Msk

#define CAN_F12R2_FB1

#define CAN_F12R2_FB2_Pos

#define CAN_F12R2_FB2_Msk

#define CAN_F12R2_FB2

#define CAN_F12R2_FB3_Pos

#define CAN_F12R2_FB3_Msk

#define CAN_F12R2_FB3

#define CAN_F12R2_FB4_Pos

#define CAN_F12R2_FB4_Msk

#define CAN_F12R2_FB4

#define CAN_F12R2_FB5_Pos

#define CAN_F12R2_FB5_Msk

#define CAN_F12R2_FB5

#define CAN_F12R2_FB6_Pos

#define CAN_F12R2_FB6_Msk

#define CAN_F12R2_FB6

#define CAN_F12R2_FB7_Pos

#define CAN_F12R2_FB7_Msk

#define CAN_F12R2_FB7

#define CAN_F12R2_FB8_Pos

#define CAN_F12R2_FB8_Msk

#define CAN_F12R2_FB8

#define CAN_F12R2_FB9_Pos

#define CAN_F12R2_FB9_Msk

#define CAN_F12R2_FB9

#define CAN_F12R2_FB10_Pos

#define CAN_F12R2_FB10_Msk

#define CAN_F12R2_FB10

#define CAN_F12R2_FB11_Pos

#define CAN_F12R2_FB11_Msk

#define CAN_F12R2_FB11

#define CAN_F12R2_FB12_Pos

#define CAN_F12R2_FB12_Msk

#define CAN_F12R2_FB12

#define CAN_F12R2_FB13_Pos

#define CAN_F12R2_FB13_Msk

#define CAN_F12R2_FB13

#define CAN_F12R2_FB14_Pos

#define CAN_F12R2_FB14_Msk

#define CAN_F12R2_FB14

#define CAN_F12R2_FB15_Pos

#define CAN_F12R2_FB15_Msk

#define CAN_F12R2_FB15

#define CAN_F12R2_FB16_Pos

#define CAN_F12R2_FB16_Msk

#define CAN_F12R2_FB16

#define CAN_F12R2_FB17_Pos

#define CAN_F12R2_FB17_Msk

#define CAN_F12R2_FB17

#define CAN_F12R2_FB18_Pos

#define CAN_F12R2_FB18_Msk

#define CAN_F12R2_FB18

#define CAN_F12R2_FB19_Pos

#define CAN_F12R2_FB19_Msk

#define CAN_F12R2_FB19

#define CAN_F12R2_FB20_Pos

#define CAN_F12R2_FB20_Msk

#define CAN_F12R2_FB20

#define CAN_F12R2_FB21_Pos

#define CAN_F12R2_FB21_Msk

#define CAN_F12R2_FB21

#define CAN_F12R2_FB22_Pos

#define CAN_F12R2_FB22_Msk

#define CAN_F12R2_FB22

#define CAN_F12R2_FB23_Pos

#define CAN_F12R2_FB23_Msk

#define CAN_F12R2_FB23

#define CAN_F12R2_FB24_Pos

#define CAN_F12R2_FB24_Msk

#define CAN_F12R2_FB24

#define CAN_F12R2_FB25_Pos

#define CAN_F12R2_FB25_Msk

#define CAN_F12R2_FB25

#define CAN_F12R2_FB26_Pos

#define CAN_F12R2_FB26_Msk

#define CAN_F12R2_FB26

#define CAN_F12R2_FB27_Pos

#define CAN_F12R2_FB27_Msk

#define CAN_F12R2_FB27

#define CAN_F12R2_FB28_Pos

#define CAN_F12R2_FB28_Msk

#define CAN_F12R2_FB28

#define CAN_F12R2_FB29_Pos

#define CAN_F12R2_FB29_Msk

#define CAN_F12R2_FB29

#define CAN_F12R2_FB30_Pos

#define CAN_F12R2_FB30_Msk

#define CAN_F12R2_FB30

#define CAN_F12R2_FB31_Pos

#define CAN_F12R2_FB31_Msk

#define CAN_F12R2_FB31

Bit definition for CAN_F13R2 register

#define CAN_F13R2_FB0_Pos

#define CAN_F13R2_FB0_Msk

#define CAN_F13R2_FB0

#define CAN_F13R2_FB1_Pos

#define CAN_F13R2_FB1_Msk

#define CAN_F13R2_FB1

#define CAN_F13R2_FB2_Pos

#define CAN_F13R2_FB2_Msk

#define CAN_F13R2_FB2

#define CAN_F13R2_FB3_Pos

#define CAN_F13R2_FB3_Msk

#define CAN_F13R2_FB3

#define CAN_F13R2_FB4_Pos

#define CAN_F13R2_FB4_Msk

#define CAN_F13R2_FB4

#define CAN_F13R2_FB5_Pos

#define CAN_F13R2_FB5_Msk

#define CAN_F13R2_FB5

#define CAN_F13R2_FB6_Pos

#define CAN_F13R2_FB6_Msk

#define CAN_F13R2_FB6

#define CAN_F13R2_FB7_Pos

#define CAN_F13R2_FB7_Msk

#define CAN_F13R2_FB7

#define CAN_F13R2_FB8_Pos

#define CAN_F13R2_FB8_Msk

#define CAN_F13R2_FB8

#define CAN_F13R2_FB9_Pos

#define CAN_F13R2_FB9_Msk

#define CAN_F13R2_FB9

#define CAN_F13R2_FB10_Pos

#define CAN_F13R2_FB10_Msk

#define CAN_F13R2_FB10

#define CAN_F13R2_FB11_Pos

#define CAN_F13R2_FB11_Msk

#define CAN_F13R2_FB11

#define CAN_F13R2_FB12_Pos

#define CAN_F13R2_FB12_Msk

#define CAN_F13R2_FB12

#define CAN_F13R2_FB13_Pos

#define CAN_F13R2_FB13_Msk

#define CAN_F13R2_FB13

#define CAN_F13R2_FB14_Pos

#define CAN_F13R2_FB14_Msk

#define CAN_F13R2_FB14

#define CAN_F13R2_FB15_Pos

#define CAN_F13R2_FB15_Msk

#define CAN_F13R2_FB15

#define CAN_F13R2_FB16_Pos

#define CAN_F13R2_FB16_Msk

#define CAN_F13R2_FB16

#define CAN_F13R2_FB17_Pos

#define CAN_F13R2_FB17_Msk

#define CAN_F13R2_FB17

#define CAN_F13R2_FB18_Pos

#define CAN_F13R2_FB18_Msk

#define CAN_F13R2_FB18

#define CAN_F13R2_FB19_Pos

#define CAN_F13R2_FB19_Msk

#define CAN_F13R2_FB19

#define CAN_F13R2_FB20_Pos

#define CAN_F13R2_FB20_Msk

#define CAN_F13R2_FB20

#define CAN_F13R2_FB21_Pos

#define CAN_F13R2_FB21_Msk

#define CAN_F13R2_FB21

#define CAN_F13R2_FB22_Pos

#define CAN_F13R2_FB22_Msk

#define CAN_F13R2_FB22

#define CAN_F13R2_FB23_Pos

#define CAN_F13R2_FB23_Msk

#define CAN_F13R2_FB23

#define CAN_F13R2_FB24_Pos

#define CAN_F13R2_FB24_Msk

#define CAN_F13R2_FB24

#define CAN_F13R2_FB25_Pos

#define CAN_F13R2_FB25_Msk

#define CAN_F13R2_FB25

#define CAN_F13R2_FB26_Pos

#define CAN_F13R2_FB26_Msk

#define CAN_F13R2_FB26

#define CAN_F13R2_FB27_Pos

#define CAN_F13R2_FB27_Msk

#define CAN_F13R2_FB27

#define CAN_F13R2_FB28_Pos

#define CAN_F13R2_FB28_Msk

#define CAN_F13R2_FB28

#define CAN_F13R2_FB29_Pos

#define CAN_F13R2_FB29_Msk

#define CAN_F13R2_FB29

#define CAN_F13R2_FB30_Pos

#define CAN_F13R2_FB30_Msk

#define CAN_F13R2_FB30

#define CAN_F13R2_FB31_Pos

#define CAN_F13R2_FB31_Msk

#define CAN_F13R2_FB31

...

Bit definition for CEC_CR register

#define CEC_CR_CECEN_Pos

#define CEC_CR_CECEN_Msk

#define CEC_CR_CECEN

#define CEC_CR_TXSOM_Pos

#define CEC_CR_TXSOM_Msk

#define CEC_CR_TXSOM

#define CEC_CR_TXEOM_Pos

#define CEC_CR_TXEOM_Msk

#define CEC_CR_TXEOM

Bit definition for CEC_CFGR register

#define CEC_CFGR_SFT_Pos

#define CEC_CFGR_SFT_Msk

#define CEC_CFGR_SFT

#define CEC_CFGR_RXTOL_Pos

#define CEC_CFGR_RXTOL_Msk

#define CEC_CFGR_RXTOL

#define CEC_CFGR_BRESTP_Pos

#define CEC_CFGR_BRESTP_Msk

#define CEC_CFGR_BRESTP

#define CEC_CFGR_BREGEN_Pos

#define CEC_CFGR_BREGEN_Msk

#define CEC_CFGR_BREGEN

#define CEC_CFGR_LBPEGEN_Pos

#define CEC_CFGR_LBPEGEN_Msk

#define CEC_CFGR_LBPEGEN

#define CEC_CFGR_SFTOPT_Pos

#define CEC_CFGR_SFTOPT_Msk

#define CEC_CFGR_SFTOPT

#define CEC_CFGR_BRDNOGEN_Pos

#define CEC_CFGR_BRDNOGEN_Msk

#define CEC_CFGR_BRDNOGEN

#define CEC_CFGR_OAR_Pos

#define CEC_CFGR_OAR_Msk

#define CEC_CFGR_OAR

#define CEC_CFGR_LSTN_Pos

#define CEC_CFGR_LSTN_Msk

#define CEC_CFGR_LSTN

Bit definition for CEC_TXDR register

#define CEC_TXDR_TXD_Pos

#define CEC_TXDR_TXD_Msk

#define CEC_TXDR_TXD

Bit definition for CEC_RXDR register

#define CEC_RXDR_RXD_Pos

#define CEC_RXDR_RXD_Msk

#define CEC_RXDR_RXD

#define CEC_TXDR_RXD

Bit definition for CEC_ISR register

#define CEC_ISR_RXBR_Pos

#define CEC_ISR_RXBR_Msk

#define CEC_ISR_RXBR

#define CEC_ISR_RXEND_Pos

#define CEC_ISR_RXEND_Msk

#define CEC_ISR_RXEND

#define CEC_ISR_RXOVR_Pos

#define CEC_ISR_RXOVR_Msk

#define CEC_ISR_RXOVR

#define CEC_ISR_BRE_Pos

#define CEC_ISR_BRE_Msk

#define CEC_ISR_BRE

#define CEC_ISR_SBPE_Pos

#define CEC_ISR_SBPE_Msk

#define CEC_ISR_SBPE

#define CEC_ISR_LBPE_Pos

#define CEC_ISR_LBPE_Msk

#define CEC_ISR_LBPE

#define CEC_ISR_RXACKE_Pos

#define CEC_ISR_RXACKE_Msk

#define CEC_ISR_RXACKE

#define CEC_ISR_ARBLST_Pos

#define CEC_ISR_ARBLST_Msk

#define CEC_ISR_ARBLST

#define CEC_ISR_TXBR_Pos

#define CEC_ISR_TXBR_Msk

#define CEC_ISR_TXBR

#define CEC_ISR_TXEND_Pos

#define CEC_ISR_TXEND_Msk

#define CEC_ISR_TXEND

#define CEC_ISR_TXUDR_Pos

#define CEC_ISR_TXUDR_Msk

#define CEC_ISR_TXUDR

#define CEC_ISR_TXERR_Pos

#define CEC_ISR_TXERR_Msk

#define CEC_ISR_TXERR

#define CEC_ISR_TXACKE_Pos

#define CEC_ISR_TXACKE_Msk

#define CEC_ISR_TXACKE

Bit definition for CEC_IER register

#define CEC_IER_RXBRIE_Pos

#define CEC_IER_RXBRIE_Msk

#define CEC_IER_RXBRIE

#define CEC_IER_RXENDIE_Pos

#define CEC_IER_RXENDIE_Msk

#define CEC_IER_RXENDIE

#define CEC_IER_RXOVRIE_Pos

#define CEC_IER_RXOVRIE_Msk

#define CEC_IER_RXOVRIE

#define CEC_IER_BREIE_Pos

#define CEC_IER_BREIE_Msk

#define CEC_IER_BREIE

#define CEC_IER_SBPEIE_Pos

#define CEC_IER_SBPEIE_Msk

#define CEC_IER_SBPEIE

#define CEC_IER_LBPEIE_Pos

#define CEC_IER_LBPEIE_Msk

#define CEC_IER_LBPEIE

#define CEC_IER_RXACKEIE_Pos

#define CEC_IER_RXACKEIE_Msk

#define CEC_IER_RXACKEIE

#define CEC_IER_ARBLSTIE_Pos

#define CEC_IER_ARBLSTIE_Msk

#define CEC_IER_ARBLSTIE

#define CEC_IER_TXBRIE_Pos

#define CEC_IER_TXBRIE_Msk

#define CEC_IER_TXBRIE

#define CEC_IER_TXENDIE_Pos

#define CEC_IER_TXENDIE_Msk

#define CEC_IER_TXENDIE

#define CEC_IER_TXUDRIE_Pos

#define CEC_IER_TXUDRIE_Msk

#define CEC_IER_TXUDRIE

#define CEC_IER_TXERRIE_Pos

#define CEC_IER_TXERRIE_Msk

#define CEC_IER_TXERRIE

#define CEC_IER_TXACKEIE_Pos

#define CEC_IER_TXACKEIE_Msk

#define CEC_IER_TXACKEIE

...

Bit definition for CRC_DR register

#define CRC_DR_DR_Pos

#define CRC_DR_DR_Msk

#define CRC_DR_DR

Bit definition for CRC_IDR register

#define CRC_IDR_IDR_Pos

#define CRC_IDR_IDR_Msk

#define CRC_IDR_IDR

Bit definition for CRC_CR register

#define CRC_CR_RESET_Pos

#define CRC_CR_RESET_Msk

#define CRC_CR_RESET

...

#define DAC_CHANNEL2_SUPPORT

Bit definition for DAC_CR register

#define DAC_CR_EN1_Pos

#define DAC_CR_EN1_Msk

#define DAC_CR_EN1

#define DAC_CR_BOFF1_Pos

#define DAC_CR_BOFF1_Msk

#define DAC_CR_BOFF1

#define DAC_CR_TEN1_Pos

#define DAC_CR_TEN1_Msk

#define DAC_CR_TEN1

#define DAC_CR_TSEL1_Pos

#define DAC_CR_TSEL1_Msk

#define DAC_CR_TSEL1

#define DAC_CR_TSEL1_0

#define DAC_CR_TSEL1_1

#define DAC_CR_TSEL1_2

#define DAC_CR_WAVE1_Pos

#define DAC_CR_WAVE1_Msk

#define DAC_CR_WAVE1

#define DAC_CR_WAVE1_0

#define DAC_CR_WAVE1_1

#define DAC_CR_MAMP1_Pos

#define DAC_CR_MAMP1_Msk

#define DAC_CR_MAMP1

#define DAC_CR_MAMP1_0

#define DAC_CR_MAMP1_1

#define DAC_CR_MAMP1_2

#define DAC_CR_MAMP1_3

#define DAC_CR_DMAEN1_Pos

#define DAC_CR_DMAEN1_Msk

#define DAC_CR_DMAEN1

#define DAC_CR_DMAUDRIE1_Pos

#define DAC_CR_DMAUDRIE1_Msk

#define DAC_CR_DMAUDRIE1

#define DAC_CR_EN2_Pos

#define DAC_CR_EN2_Msk

#define DAC_CR_EN2

#define DAC_CR_BOFF2_Pos

#define DAC_CR_BOFF2_Msk

#define DAC_CR_BOFF2

#define DAC_CR_TEN2_Pos

#define DAC_CR_TEN2_Msk

#define DAC_CR_TEN2

#define DAC_CR_TSEL2_Pos

#define DAC_CR_TSEL2_Msk

#define DAC_CR_TSEL2

#define DAC_CR_TSEL2_0

#define DAC_CR_TSEL2_1

#define DAC_CR_TSEL2_2

#define DAC_CR_WAVE2_Pos

#define DAC_CR_WAVE2_Msk

#define DAC_CR_WAVE2

#define DAC_CR_WAVE2_0

#define DAC_CR_WAVE2_1

#define DAC_CR_MAMP2_Pos

#define DAC_CR_MAMP2_Msk

#define DAC_CR_MAMP2

#define DAC_CR_MAMP2_0

#define DAC_CR_MAMP2_1

#define DAC_CR_MAMP2_2

#define DAC_CR_MAMP2_3

#define DAC_CR_DMAEN2_Pos

#define DAC_CR_DMAEN2_Msk

#define DAC_CR_DMAEN2

#define DAC_CR_DMAUDRIE2_Pos

#define DAC_CR_DMAUDRIE2_Msk

#define DAC_CR_DMAUDRIE2

Bit definition for DAC_SWTRIGR register

#define DAC_SWTRIGR_SWTRIG1_Pos

#define DAC_SWTRIGR_SWTRIG1_Msk

#define DAC_SWTRIGR_SWTRIG1

#define DAC_SWTRIGR_SWTRIG2_Pos

#define DAC_SWTRIGR_SWTRIG2_Msk

#define DAC_SWTRIGR_SWTRIG2

Bit definition for DAC_DHR12R1 register

#define DAC_DHR12R1_DACC1DHR_Pos

#define DAC_DHR12R1_DACC1DHR_Msk

#define DAC_DHR12R1_DACC1DHR

Bit definition for DAC_DHR12L1 register

#define DAC_DHR12L1_DACC1DHR_Pos

#define DAC_DHR12L1_DACC1DHR_Msk

#define DAC_DHR12L1_DACC1DHR

Bit definition for DAC_DHR8R1 register

#define DAC_DHR8R1_DACC1DHR_Pos

#define DAC_DHR8R1_DACC1DHR_Msk

#define DAC_DHR8R1_DACC1DHR

Bit definition for DAC_DHR12R2 register

#define DAC_DHR12R2_DACC2DHR_Pos

#define DAC_DHR12R2_DACC2DHR_Msk

#define DAC_DHR12R2_DACC2DHR

Bit definition for DAC_DHR12L2 register

#define DAC_DHR12L2_DACC2DHR_Pos

#define DAC_DHR12L2_DACC2DHR_Msk

#define DAC_DHR12L2_DACC2DHR

Bit definition for DAC_DHR8R2 register

#define DAC_DHR8R2_DACC2DHR_Pos

#define DAC_DHR8R2_DACC2DHR_Msk

#define DAC_DHR8R2_DACC2DHR

Bit definition for DAC_DHR12RD register

#define DAC_DHR12RD_DACC1DHR_Pos

#define DAC_DHR12RD_DACC1DHR_Msk

#define DAC_DHR12RD_DACC1DHR

#define DAC_DHR12RD_DACC2DHR_Pos

#define DAC_DHR12RD_DACC2DHR_Msk

#define DAC_DHR12RD_DACC2DHR

Bit definition for DAC_DHR12LD register

#define DAC_DHR12LD_DACC1DHR_Pos

#define DAC_DHR12LD_DACC1DHR_Msk

#define DAC_DHR12LD_DACC1DHR

#define DAC_DHR12LD_DACC2DHR_Pos

#define DAC_DHR12LD_DACC2DHR_Msk

#define DAC_DHR12LD_DACC2DHR

Bit definition for DAC_DHR8RD register

#define DAC_DHR8RD_DACC1DHR_Pos

#define DAC_DHR8RD_DACC1DHR_Msk

#define DAC_DHR8RD_DACC1DHR

#define DAC_DHR8RD_DACC2DHR_Pos

#define DAC_DHR8RD_DACC2DHR_Msk

#define DAC_DHR8RD_DACC2DHR

Bit definition for DAC_DOR1 register

#define DAC_DOR1_DACC1DOR_Pos

#define DAC_DOR1_DACC1DOR_Msk

#define DAC_DOR1_DACC1DOR

Bit definition for DAC_DOR2 register

#define DAC_DOR2_DACC2DOR_Pos

#define DAC_DOR2_DACC2DOR_Msk

#define DAC_DOR2_DACC2DOR

Bit definition for DAC_SR register

#define DAC_SR_DMAUDR1_Pos

#define DAC_SR_DMAUDR1_Msk

#define DAC_SR_DMAUDR1

#define DAC_SR_DMAUDR2_Pos

#define DAC_SR_DMAUDR2_Msk

#define DAC_SR_DMAUDR2

...

Bits definition for DCMI_CR register

#define DCMI_CR_CAPTURE_Pos

#define DCMI_CR_CAPTURE_Msk

#define DCMI_CR_CAPTURE

#define DCMI_CR_CM_Pos

#define DCMI_CR_CM_Msk

#define DCMI_CR_CM

#define DCMI_CR_CROP_Pos

#define DCMI_CR_CROP_Msk

#define DCMI_CR_CROP

#define DCMI_CR_JPEG_Pos

#define DCMI_CR_JPEG_Msk

#define DCMI_CR_JPEG

#define DCMI_CR_ESS_Pos

#define DCMI_CR_ESS_Msk

#define DCMI_CR_ESS

#define DCMI_CR_PCKPOL_Pos

#define DCMI_CR_PCKPOL_Msk

#define DCMI_CR_PCKPOL

#define DCMI_CR_HSPOL_Pos

#define DCMI_CR_HSPOL_Msk

#define DCMI_CR_HSPOL

#define DCMI_CR_VSPOL_Pos

#define DCMI_CR_VSPOL_Msk

#define DCMI_CR_VSPOL

#define DCMI_CR_FCRC_0

#define DCMI_CR_FCRC_1

#define DCMI_CR_EDM_0

#define DCMI_CR_EDM_1

#define DCMI_CR_OUTEN_Pos

#define DCMI_CR_OUTEN_Msk

#define DCMI_CR_OUTEN

#define DCMI_CR_ENABLE_Pos

#define DCMI_CR_ENABLE_Msk

#define DCMI_CR_ENABLE

#define DCMI_CR_BSM_0

#define DCMI_CR_BSM_1

#define DCMI_CR_OEBS_Pos

#define DCMI_CR_OEBS_Msk

#define DCMI_CR_OEBS

#define DCMI_CR_LSM_Pos

#define DCMI_CR_LSM_Msk

#define DCMI_CR_LSM

#define DCMI_CR_OELS_Pos

#define DCMI_CR_OELS_Msk

#define DCMI_CR_OELS

Bits definition for DCMI_SR register

#define DCMI_SR_HSYNC_Pos

#define DCMI_SR_HSYNC_Msk

#define DCMI_SR_HSYNC

#define DCMI_SR_VSYNC_Pos

#define DCMI_SR_VSYNC_Msk

#define DCMI_SR_VSYNC

#define DCMI_SR_FNE_Pos

#define DCMI_SR_FNE_Msk

#define DCMI_SR_FNE

Bits definition for DCMI_RIS register

#define DCMI_RIS_FRAME_RIS_Pos

#define DCMI_RIS_FRAME_RIS_Msk

#define DCMI_RIS_FRAME_RIS

#define DCMI_RIS_OVR_RIS_Pos

#define DCMI_RIS_OVR_RIS_Msk

#define DCMI_RIS_OVR_RIS

#define DCMI_RIS_ERR_RIS_Pos

#define DCMI_RIS_ERR_RIS_Msk

#define DCMI_RIS_ERR_RIS

#define DCMI_RIS_VSYNC_RIS_Pos

#define DCMI_RIS_VSYNC_RIS_Msk

#define DCMI_RIS_VSYNC_RIS

#define DCMI_RIS_LINE_RIS_Pos

#define DCMI_RIS_LINE_RIS_Msk

#define DCMI_RIS_LINE_RIS

#define DCMI_RISR_FRAME_RIS

#define DCMI_RISR_OVR_RIS

#define DCMI_RISR_ERR_RIS

#define DCMI_RISR_VSYNC_RIS

#define DCMI_RISR_LINE_RIS

#define DCMI_RISR_OVF_RIS

Bits definition for DCMI_IER register

#define DCMI_IER_FRAME_IE_Pos

#define DCMI_IER_FRAME_IE_Msk

#define DCMI_IER_FRAME_IE

#define DCMI_IER_OVR_IE_Pos

#define DCMI_IER_OVR_IE_Msk

#define DCMI_IER_OVR_IE

#define DCMI_IER_ERR_IE_Pos

#define DCMI_IER_ERR_IE_Msk

#define DCMI_IER_ERR_IE

#define DCMI_IER_VSYNC_IE_Pos

#define DCMI_IER_VSYNC_IE_Msk

#define DCMI_IER_VSYNC_IE

#define DCMI_IER_LINE_IE_Pos

#define DCMI_IER_LINE_IE_Msk

#define DCMI_IER_LINE_IE

#define DCMI_IER_OVF_IE

Bits definition for DCMI_MIS register

#define DCMI_MIS_FRAME_MIS_Pos

#define DCMI_MIS_FRAME_MIS_Msk

#define DCMI_MIS_FRAME_MIS

#define DCMI_MIS_OVR_MIS_Pos

#define DCMI_MIS_OVR_MIS_Msk

#define DCMI_MIS_OVR_MIS

#define DCMI_MIS_ERR_MIS_Pos

#define DCMI_MIS_ERR_MIS_Msk

#define DCMI_MIS_ERR_MIS

#define DCMI_MIS_VSYNC_MIS_Pos

#define DCMI_MIS_VSYNC_MIS_Msk

#define DCMI_MIS_VSYNC_MIS

#define DCMI_MIS_LINE_MIS_Pos

#define DCMI_MIS_LINE_MIS_Msk

#define DCMI_MIS_LINE_MIS

#define DCMI_MISR_FRAME_MIS

#define DCMI_MISR_OVF_MIS

#define DCMI_MISR_ERR_MIS

#define DCMI_MISR_VSYNC_MIS

#define DCMI_MISR_LINE_MIS

Bits definition for DCMI_ICR register

#define DCMI_ICR_FRAME_ISC_Pos

#define DCMI_ICR_FRAME_ISC_Msk

#define DCMI_ICR_FRAME_ISC

#define DCMI_ICR_OVR_ISC_Pos

#define DCMI_ICR_OVR_ISC_Msk

#define DCMI_ICR_OVR_ISC

#define DCMI_ICR_ERR_ISC_Pos

#define DCMI_ICR_ERR_ISC_Msk

#define DCMI_ICR_ERR_ISC

#define DCMI_ICR_VSYNC_ISC_Pos

#define DCMI_ICR_VSYNC_ISC_Msk

#define DCMI_ICR_VSYNC_ISC

#define DCMI_ICR_LINE_ISC_Pos

#define DCMI_ICR_LINE_ISC_Msk

#define DCMI_ICR_LINE_ISC

#define DCMI_ICR_OVF_ISC

Bits definition for DCMI_ESCR register

#define DCMI_ESCR_FSC_Pos

#define DCMI_ESCR_FSC_Msk

#define DCMI_ESCR_FSC

#define DCMI_ESCR_LSC_Pos

#define DCMI_ESCR_LSC_Msk

#define DCMI_ESCR_LSC

#define DCMI_ESCR_LEC_Pos

#define DCMI_ESCR_LEC_Msk

#define DCMI_ESCR_LEC

#define DCMI_ESCR_FEC_Pos

#define DCMI_ESCR_FEC_Msk

#define DCMI_ESCR_FEC

Bits definition for DCMI_ESUR register

#define DCMI_ESUR_FSU_Pos

#define DCMI_ESUR_FSU_Msk

#define DCMI_ESUR_FSU

#define DCMI_ESUR_LSU_Pos

#define DCMI_ESUR_LSU_Msk

#define DCMI_ESUR_LSU

#define DCMI_ESUR_LEU_Pos

#define DCMI_ESUR_LEU_Msk

#define DCMI_ESUR_LEU

#define DCMI_ESUR_FEU_Pos

#define DCMI_ESUR_FEU_Msk

#define DCMI_ESUR_FEU

Bits definition for DCMI_CWSTRT register

#define DCMI_CWSTRT_HOFFCNT_Pos

#define DCMI_CWSTRT_HOFFCNT_Msk

#define DCMI_CWSTRT_HOFFCNT

#define DCMI_CWSTRT_VST_Pos

#define DCMI_CWSTRT_VST_Msk

#define DCMI_CWSTRT_VST

Bits definition for DCMI_CWSIZE register

#define DCMI_CWSIZE_CAPCNT_Pos

#define DCMI_CWSIZE_CAPCNT_Msk

#define DCMI_CWSIZE_CAPCNT

#define DCMI_CWSIZE_VLINE_Pos

#define DCMI_CWSIZE_VLINE_Msk

#define DCMI_CWSIZE_VLINE

Bits definition for DCMI_DR register

#define DCMI_DR_BYTE0_Pos

#define DCMI_DR_BYTE0_Msk

#define DCMI_DR_BYTE0

#define DCMI_DR_BYTE1_Pos

#define DCMI_DR_BYTE1_Msk

#define DCMI_DR_BYTE1

#define DCMI_DR_BYTE2_Pos

#define DCMI_DR_BYTE2_Msk

#define DCMI_DR_BYTE2

#define DCMI_DR_BYTE3_Pos

#define DCMI_DR_BYTE3_Msk

#define DCMI_DR_BYTE3

...

Bits definition for DMA_SxCR register

#define DMA_SxCR_CHSEL_Pos

#define DMA_SxCR_CHSEL_Msk

#define DMA_SxCR_CHSEL

#define DMA_SxCR_CHSEL_0

#define DMA_SxCR_CHSEL_1

#define DMA_SxCR_CHSEL_2

#define DMA_SxCR_MBURST_Pos

#define DMA_SxCR_MBURST_Msk

#define DMA_SxCR_MBURST

#define DMA_SxCR_MBURST_0

#define DMA_SxCR_MBURST_1

#define DMA_SxCR_PBURST_Pos

#define DMA_SxCR_PBURST_Msk

#define DMA_SxCR_PBURST

#define DMA_SxCR_PBURST_0

#define DMA_SxCR_PBURST_1

#define DMA_SxCR_CT_Pos

#define DMA_SxCR_CT_Msk

#define DMA_SxCR_CT

#define DMA_SxCR_DBM_Pos

#define DMA_SxCR_DBM_Msk

#define DMA_SxCR_DBM

#define DMA_SxCR_PL_Pos

#define DMA_SxCR_PL_Msk

#define DMA_SxCR_PL

#define DMA_SxCR_PL_0

#define DMA_SxCR_PL_1

#define DMA_SxCR_PINCOS_Pos

#define DMA_SxCR_PINCOS_Msk

#define DMA_SxCR_PINCOS

#define DMA_SxCR_MSIZE_Pos

#define DMA_SxCR_MSIZE_Msk

#define DMA_SxCR_MSIZE

#define DMA_SxCR_MSIZE_0

#define DMA_SxCR_MSIZE_1

#define DMA_SxCR_PSIZE_Pos

#define DMA_SxCR_PSIZE_Msk

#define DMA_SxCR_PSIZE

#define DMA_SxCR_PSIZE_0

#define DMA_SxCR_PSIZE_1

#define DMA_SxCR_MINC_Pos

#define DMA_SxCR_MINC_Msk

#define DMA_SxCR_MINC

#define DMA_SxCR_PINC_Pos

#define DMA_SxCR_PINC_Msk

#define DMA_SxCR_PINC

#define DMA_SxCR_CIRC_Pos

#define DMA_SxCR_CIRC_Msk

#define DMA_SxCR_CIRC

#define DMA_SxCR_DIR_Pos

#define DMA_SxCR_DIR_Msk

#define DMA_SxCR_DIR

#define DMA_SxCR_DIR_0

#define DMA_SxCR_DIR_1

#define DMA_SxCR_PFCTRL_Pos

#define DMA_SxCR_PFCTRL_Msk

#define DMA_SxCR_PFCTRL

#define DMA_SxCR_TCIE_Pos

#define DMA_SxCR_TCIE_Msk

#define DMA_SxCR_TCIE

#define DMA_SxCR_HTIE_Pos

#define DMA_SxCR_HTIE_Msk

#define DMA_SxCR_HTIE

#define DMA_SxCR_TEIE_Pos

#define DMA_SxCR_TEIE_Msk

#define DMA_SxCR_TEIE

#define DMA_SxCR_DMEIE_Pos

#define DMA_SxCR_DMEIE_Msk

#define DMA_SxCR_DMEIE

#define DMA_SxCR_EN_Pos

#define DMA_SxCR_EN_Msk

#define DMA_SxCR_EN

#define DMA_SxCR_ACK_Pos

#define DMA_SxCR_ACK_Msk

#define DMA_SxCR_ACK

Bits definition for DMA_SxCNDTR register

#define DMA_SxNDT_Pos

#define DMA_SxNDT_Msk

#define DMA_SxNDT

#define DMA_SxNDT_0

#define DMA_SxNDT_1

#define DMA_SxNDT_2

#define DMA_SxNDT_3

#define DMA_SxNDT_4

#define DMA_SxNDT_5

#define DMA_SxNDT_6

#define DMA_SxNDT_7

#define DMA_SxNDT_8

#define DMA_SxNDT_9

#define DMA_SxNDT_10

#define DMA_SxNDT_11

#define DMA_SxNDT_12

#define DMA_SxNDT_13

#define DMA_SxNDT_14

#define DMA_SxNDT_15

Bits definition for DMA_SxFCR register

#define DMA_SxFCR_FEIE_Pos

#define DMA_SxFCR_FEIE_Msk

#define DMA_SxFCR_FEIE

#define DMA_SxFCR_FS_Pos

#define DMA_SxFCR_FS_Msk

#define DMA_SxFCR_FS

#define DMA_SxFCR_FS_0

#define DMA_SxFCR_FS_1

#define DMA_SxFCR_FS_2

#define DMA_SxFCR_DMDIS_Pos

#define DMA_SxFCR_DMDIS_Msk

#define DMA_SxFCR_DMDIS

#define DMA_SxFCR_FTH_Pos

#define DMA_SxFCR_FTH_Msk

#define DMA_SxFCR_FTH

#define DMA_SxFCR_FTH_0

#define DMA_SxFCR_FTH_1

Bits definition for DMA_LISR register

#define DMA_LISR_TCIF3_Pos

#define DMA_LISR_TCIF3_Msk

#define DMA_LISR_TCIF3

#define DMA_LISR_HTIF3_Pos

#define DMA_LISR_HTIF3_Msk

#define DMA_LISR_HTIF3

#define DMA_LISR_TEIF3_Pos

#define DMA_LISR_TEIF3_Msk

#define DMA_LISR_TEIF3

#define DMA_LISR_DMEIF3_Pos

#define DMA_LISR_DMEIF3_Msk

#define DMA_LISR_DMEIF3

#define DMA_LISR_FEIF3_Pos

#define DMA_LISR_FEIF3_Msk

#define DMA_LISR_FEIF3

#define DMA_LISR_TCIF2_Pos

#define DMA_LISR_TCIF2_Msk

#define DMA_LISR_TCIF2

#define DMA_LISR_HTIF2_Pos

#define DMA_LISR_HTIF2_Msk

#define DMA_LISR_HTIF2

#define DMA_LISR_TEIF2_Pos

#define DMA_LISR_TEIF2_Msk

#define DMA_LISR_TEIF2

#define DMA_LISR_DMEIF2_Pos

#define DMA_LISR_DMEIF2_Msk

#define DMA_LISR_DMEIF2

#define DMA_LISR_FEIF2_Pos

#define DMA_LISR_FEIF2_Msk

#define DMA_LISR_FEIF2

#define DMA_LISR_TCIF1_Pos

#define DMA_LISR_TCIF1_Msk

#define DMA_LISR_TCIF1

#define DMA_LISR_HTIF1_Pos

#define DMA_LISR_HTIF1_Msk

#define DMA_LISR_HTIF1

#define DMA_LISR_TEIF1_Pos

#define DMA_LISR_TEIF1_Msk

#define DMA_LISR_TEIF1

#define DMA_LISR_DMEIF1_Pos

#define DMA_LISR_DMEIF1_Msk

#define DMA_LISR_DMEIF1

#define DMA_LISR_FEIF1_Pos

#define DMA_LISR_FEIF1_Msk

#define DMA_LISR_FEIF1

#define DMA_LISR_TCIF0_Pos

#define DMA_LISR_TCIF0_Msk

#define DMA_LISR_TCIF0

#define DMA_LISR_HTIF0_Pos

#define DMA_LISR_HTIF0_Msk

#define DMA_LISR_HTIF0

#define DMA_LISR_TEIF0_Pos

#define DMA_LISR_TEIF0_Msk

#define DMA_LISR_TEIF0

#define DMA_LISR_DMEIF0_Pos

#define DMA_LISR_DMEIF0_Msk

#define DMA_LISR_DMEIF0

#define DMA_LISR_FEIF0_Pos

#define DMA_LISR_FEIF0_Msk

#define DMA_LISR_FEIF0

Bits definition for DMA_HISR register

#define DMA_HISR_TCIF7_Pos

#define DMA_HISR_TCIF7_Msk

#define DMA_HISR_TCIF7

#define DMA_HISR_HTIF7_Pos

#define DMA_HISR_HTIF7_Msk

#define DMA_HISR_HTIF7

#define DMA_HISR_TEIF7_Pos

#define DMA_HISR_TEIF7_Msk

#define DMA_HISR_TEIF7

#define DMA_HISR_DMEIF7_Pos

#define DMA_HISR_DMEIF7_Msk

#define DMA_HISR_DMEIF7

#define DMA_HISR_FEIF7_Pos

#define DMA_HISR_FEIF7_Msk

#define DMA_HISR_FEIF7

#define DMA_HISR_TCIF6_Pos

#define DMA_HISR_TCIF6_Msk

#define DMA_HISR_TCIF6

#define DMA_HISR_HTIF6_Pos

#define DMA_HISR_HTIF6_Msk

#define DMA_HISR_HTIF6

#define DMA_HISR_TEIF6_Pos

#define DMA_HISR_TEIF6_Msk

#define DMA_HISR_TEIF6

#define DMA_HISR_DMEIF6_Pos

#define DMA_HISR_DMEIF6_Msk

#define DMA_HISR_DMEIF6

#define DMA_HISR_FEIF6_Pos

#define DMA_HISR_FEIF6_Msk

#define DMA_HISR_FEIF6

#define DMA_HISR_TCIF5_Pos

#define DMA_HISR_TCIF5_Msk

#define DMA_HISR_TCIF5

#define DMA_HISR_HTIF5_Pos

#define DMA_HISR_HTIF5_Msk

#define DMA_HISR_HTIF5

#define DMA_HISR_TEIF5_Pos

#define DMA_HISR_TEIF5_Msk

#define DMA_HISR_TEIF5

#define DMA_HISR_DMEIF5_Pos

#define DMA_HISR_DMEIF5_Msk

#define DMA_HISR_DMEIF5

#define DMA_HISR_FEIF5_Pos

#define DMA_HISR_FEIF5_Msk

#define DMA_HISR_FEIF5

#define DMA_HISR_TCIF4_Pos

#define DMA_HISR_TCIF4_Msk

#define DMA_HISR_TCIF4

#define DMA_HISR_HTIF4_Pos

#define DMA_HISR_HTIF4_Msk

#define DMA_HISR_HTIF4

#define DMA_HISR_TEIF4_Pos

#define DMA_HISR_TEIF4_Msk

#define DMA_HISR_TEIF4

#define DMA_HISR_DMEIF4_Pos

#define DMA_HISR_DMEIF4_Msk

#define DMA_HISR_DMEIF4

#define DMA_HISR_FEIF4_Pos

#define DMA_HISR_FEIF4_Msk

#define DMA_HISR_FEIF4

Bits definition for DMA_LIFCR register

#define DMA_LIFCR_CTCIF3_Pos

#define DMA_LIFCR_CTCIF3_Msk

#define DMA_LIFCR_CTCIF3

#define DMA_LIFCR_CHTIF3_Pos

#define DMA_LIFCR_CHTIF3_Msk

#define DMA_LIFCR_CHTIF3

#define DMA_LIFCR_CTEIF3_Pos

#define DMA_LIFCR_CTEIF3_Msk

#define DMA_LIFCR_CTEIF3

#define DMA_LIFCR_CDMEIF3_Pos

#define DMA_LIFCR_CDMEIF3_Msk

#define DMA_LIFCR_CDMEIF3

#define DMA_LIFCR_CFEIF3_Pos

#define DMA_LIFCR_CFEIF3_Msk

#define DMA_LIFCR_CFEIF3

#define DMA_LIFCR_CTCIF2_Pos

#define DMA_LIFCR_CTCIF2_Msk

#define DMA_LIFCR_CTCIF2

#define DMA_LIFCR_CHTIF2_Pos

#define DMA_LIFCR_CHTIF2_Msk

#define DMA_LIFCR_CHTIF2

#define DMA_LIFCR_CTEIF2_Pos

#define DMA_LIFCR_CTEIF2_Msk

#define DMA_LIFCR_CTEIF2

#define DMA_LIFCR_CDMEIF2_Pos

#define DMA_LIFCR_CDMEIF2_Msk

#define DMA_LIFCR_CDMEIF2

#define DMA_LIFCR_CFEIF2_Pos

#define DMA_LIFCR_CFEIF2_Msk

#define DMA_LIFCR_CFEIF2

#define DMA_LIFCR_CTCIF1_Pos

#define DMA_LIFCR_CTCIF1_Msk

#define DMA_LIFCR_CTCIF1

#define DMA_LIFCR_CHTIF1_Pos

#define DMA_LIFCR_CHTIF1_Msk

#define DMA_LIFCR_CHTIF1

#define DMA_LIFCR_CTEIF1_Pos

#define DMA_LIFCR_CTEIF1_Msk

#define DMA_LIFCR_CTEIF1

#define DMA_LIFCR_CDMEIF1_Pos

#define DMA_LIFCR_CDMEIF1_Msk

#define DMA_LIFCR_CDMEIF1

#define DMA_LIFCR_CFEIF1_Pos

#define DMA_LIFCR_CFEIF1_Msk

#define DMA_LIFCR_CFEIF1

#define DMA_LIFCR_CTCIF0_Pos

#define DMA_LIFCR_CTCIF0_Msk

#define DMA_LIFCR_CTCIF0

#define DMA_LIFCR_CHTIF0_Pos

#define DMA_LIFCR_CHTIF0_Msk

#define DMA_LIFCR_CHTIF0

#define DMA_LIFCR_CTEIF0_Pos

#define DMA_LIFCR_CTEIF0_Msk

#define DMA_LIFCR_CTEIF0

#define DMA_LIFCR_CDMEIF0_Pos

#define DMA_LIFCR_CDMEIF0_Msk

#define DMA_LIFCR_CDMEIF0

#define DMA_LIFCR_CFEIF0_Pos

#define DMA_LIFCR_CFEIF0_Msk

#define DMA_LIFCR_CFEIF0

Bits definition for DMA_HIFCR register

#define DMA_HIFCR_CTCIF7_Pos

#define DMA_HIFCR_CTCIF7_Msk

#define DMA_HIFCR_CTCIF7

#define DMA_HIFCR_CHTIF7_Pos

#define DMA_HIFCR_CHTIF7_Msk

#define DMA_HIFCR_CHTIF7

#define DMA_HIFCR_CTEIF7_Pos

#define DMA_HIFCR_CTEIF7_Msk

#define DMA_HIFCR_CTEIF7

#define DMA_HIFCR_CDMEIF7_Pos

#define DMA_HIFCR_CDMEIF7_Msk

#define DMA_HIFCR_CDMEIF7

#define DMA_HIFCR_CFEIF7_Pos

#define DMA_HIFCR_CFEIF7_Msk

#define DMA_HIFCR_CFEIF7

#define DMA_HIFCR_CTCIF6_Pos

#define DMA_HIFCR_CTCIF6_Msk

#define DMA_HIFCR_CTCIF6

#define DMA_HIFCR_CHTIF6_Pos

#define DMA_HIFCR_CHTIF6_Msk

#define DMA_HIFCR_CHTIF6

#define DMA_HIFCR_CTEIF6_Pos

#define DMA_HIFCR_CTEIF6_Msk

#define DMA_HIFCR_CTEIF6

#define DMA_HIFCR_CDMEIF6_Pos

#define DMA_HIFCR_CDMEIF6_Msk

#define DMA_HIFCR_CDMEIF6

#define DMA_HIFCR_CFEIF6_Pos

#define DMA_HIFCR_CFEIF6_Msk

#define DMA_HIFCR_CFEIF6

#define DMA_HIFCR_CTCIF5_Pos

#define DMA_HIFCR_CTCIF5_Msk

#define DMA_HIFCR_CTCIF5

#define DMA_HIFCR_CHTIF5_Pos

#define DMA_HIFCR_CHTIF5_Msk

#define DMA_HIFCR_CHTIF5

#define DMA_HIFCR_CTEIF5_Pos

#define DMA_HIFCR_CTEIF5_Msk

#define DMA_HIFCR_CTEIF5

#define DMA_HIFCR_CDMEIF5_Pos

#define DMA_HIFCR_CDMEIF5_Msk

#define DMA_HIFCR_CDMEIF5

#define DMA_HIFCR_CFEIF5_Pos

#define DMA_HIFCR_CFEIF5_Msk

#define DMA_HIFCR_CFEIF5

#define DMA_HIFCR_CTCIF4_Pos

#define DMA_HIFCR_CTCIF4_Msk

#define DMA_HIFCR_CTCIF4

#define DMA_HIFCR_CHTIF4_Pos

#define DMA_HIFCR_CHTIF4_Msk

#define DMA_HIFCR_CHTIF4

#define DMA_HIFCR_CTEIF4_Pos

#define DMA_HIFCR_CTEIF4_Msk

#define DMA_HIFCR_CTEIF4

#define DMA_HIFCR_CDMEIF4_Pos

#define DMA_HIFCR_CDMEIF4_Msk

#define DMA_HIFCR_CDMEIF4

#define DMA_HIFCR_CFEIF4_Pos

#define DMA_HIFCR_CFEIF4_Msk

#define DMA_HIFCR_CFEIF4

Bit definition for DMA_SxPAR register

#define DMA_SxPAR_PA_Pos

#define DMA_SxPAR_PA_Msk

#define DMA_SxPAR_PA

Bit definition for DMA_SxM0AR register

#define DMA_SxM0AR_M0A_Pos

#define DMA_SxM0AR_M0A_Msk

#define DMA_SxM0AR_M0A

Bit definition for DMA_SxM1AR register

#define DMA_SxM1AR_M1A_Pos

#define DMA_SxM1AR_M1A_Msk

#define DMA_SxM1AR_M1A

...

Bit definition for EXTI_IMR register

#define EXTI_IMR_MR0_Pos

#define EXTI_IMR_MR0_Msk

#define EXTI_IMR_MR0

#define EXTI_IMR_MR1_Pos

#define EXTI_IMR_MR1_Msk

#define EXTI_IMR_MR1

#define EXTI_IMR_MR2_Pos

#define EXTI_IMR_MR2_Msk

#define EXTI_IMR_MR2

#define EXTI_IMR_MR3_Pos

#define EXTI_IMR_MR3_Msk

#define EXTI_IMR_MR3

#define EXTI_IMR_MR4_Pos

#define EXTI_IMR_MR4_Msk

#define EXTI_IMR_MR4

#define EXTI_IMR_MR5_Pos

#define EXTI_IMR_MR5_Msk

#define EXTI_IMR_MR5

#define EXTI_IMR_MR6_Pos

#define EXTI_IMR_MR6_Msk

#define EXTI_IMR_MR6

#define EXTI_IMR_MR7_Pos

#define EXTI_IMR_MR7_Msk

#define EXTI_IMR_MR7

#define EXTI_IMR_MR8_Pos

#define EXTI_IMR_MR8_Msk

#define EXTI_IMR_MR8

#define EXTI_IMR_MR9_Pos

#define EXTI_IMR_MR9_Msk

#define EXTI_IMR_MR9

#define EXTI_IMR_MR10_Pos

#define EXTI_IMR_MR10_Msk

#define EXTI_IMR_MR10

#define EXTI_IMR_MR11_Pos

#define EXTI_IMR_MR11_Msk

#define EXTI_IMR_MR11

#define EXTI_IMR_MR12_Pos

#define EXTI_IMR_MR12_Msk

#define EXTI_IMR_MR12

#define EXTI_IMR_MR13_Pos

#define EXTI_IMR_MR13_Msk

#define EXTI_IMR_MR13

#define EXTI_IMR_MR14_Pos

#define EXTI_IMR_MR14_Msk

#define EXTI_IMR_MR14

#define EXTI_IMR_MR15_Pos

#define EXTI_IMR_MR15_Msk

#define EXTI_IMR_MR15

#define EXTI_IMR_MR16_Pos

#define EXTI_IMR_MR16_Msk

#define EXTI_IMR_MR16

#define EXTI_IMR_MR17_Pos

#define EXTI_IMR_MR17_Msk

#define EXTI_IMR_MR17

#define EXTI_IMR_MR18_Pos

#define EXTI_IMR_MR18_Msk

#define EXTI_IMR_MR18

#define EXTI_IMR_MR19_Pos

#define EXTI_IMR_MR19_Msk

#define EXTI_IMR_MR19

#define EXTI_IMR_MR20_Pos

#define EXTI_IMR_MR20_Msk

#define EXTI_IMR_MR20

#define EXTI_IMR_MR21_Pos

#define EXTI_IMR_MR21_Msk

#define EXTI_IMR_MR21

#define EXTI_IMR_MR22_Pos

#define EXTI_IMR_MR22_Msk

#define EXTI_IMR_MR22

#define EXTI_IMR_IM0

#define EXTI_IMR_IM1

#define EXTI_IMR_IM2

#define EXTI_IMR_IM3

#define EXTI_IMR_IM4

#define EXTI_IMR_IM5

#define EXTI_IMR_IM6

#define EXTI_IMR_IM7

#define EXTI_IMR_IM8

#define EXTI_IMR_IM9

#define EXTI_IMR_IM10

#define EXTI_IMR_IM11

#define EXTI_IMR_IM12

#define EXTI_IMR_IM13

#define EXTI_IMR_IM14

#define EXTI_IMR_IM15

#define EXTI_IMR_IM16

#define EXTI_IMR_IM17

#define EXTI_IMR_IM18

#define EXTI_IMR_IM19

#define EXTI_IMR_IM20

#define EXTI_IMR_IM21

#define EXTI_IMR_IM22

#define EXTI_IMR_IM_Pos

#define EXTI_IMR_IM_Msk

#define EXTI_IMR_IM

Bit definition for EXTI_EMR register

#define EXTI_EMR_MR0_Pos

#define EXTI_EMR_MR0_Msk

#define EXTI_EMR_MR0

#define EXTI_EMR_MR1_Pos

#define EXTI_EMR_MR1_Msk

#define EXTI_EMR_MR1

#define EXTI_EMR_MR2_Pos

#define EXTI_EMR_MR2_Msk

#define EXTI_EMR_MR2

#define EXTI_EMR_MR3_Pos

#define EXTI_EMR_MR3_Msk

#define EXTI_EMR_MR3

#define EXTI_EMR_MR4_Pos

#define EXTI_EMR_MR4_Msk

#define EXTI_EMR_MR4

#define EXTI_EMR_MR5_Pos

#define EXTI_EMR_MR5_Msk

#define EXTI_EMR_MR5

#define EXTI_EMR_MR6_Pos

#define EXTI_EMR_MR6_Msk

#define EXTI_EMR_MR6

#define EXTI_EMR_MR7_Pos

#define EXTI_EMR_MR7_Msk

#define EXTI_EMR_MR7

#define EXTI_EMR_MR8_Pos

#define EXTI_EMR_MR8_Msk

#define EXTI_EMR_MR8

#define EXTI_EMR_MR9_Pos

#define EXTI_EMR_MR9_Msk

#define EXTI_EMR_MR9

#define EXTI_EMR_MR10_Pos

#define EXTI_EMR_MR10_Msk

#define EXTI_EMR_MR10

#define EXTI_EMR_MR11_Pos

#define EXTI_EMR_MR11_Msk

#define EXTI_EMR_MR11

#define EXTI_EMR_MR12_Pos

#define EXTI_EMR_MR12_Msk

#define EXTI_EMR_MR12

#define EXTI_EMR_MR13_Pos

#define EXTI_EMR_MR13_Msk

#define EXTI_EMR_MR13

#define EXTI_EMR_MR14_Pos

#define EXTI_EMR_MR14_Msk

#define EXTI_EMR_MR14

#define EXTI_EMR_MR15_Pos

#define EXTI_EMR_MR15_Msk

#define EXTI_EMR_MR15

#define EXTI_EMR_MR16_Pos

#define EXTI_EMR_MR16_Msk

#define EXTI_EMR_MR16

#define EXTI_EMR_MR17_Pos

#define EXTI_EMR_MR17_Msk

#define EXTI_EMR_MR17

#define EXTI_EMR_MR18_Pos

#define EXTI_EMR_MR18_Msk

#define EXTI_EMR_MR18

#define EXTI_EMR_MR19_Pos

#define EXTI_EMR_MR19_Msk

#define EXTI_EMR_MR19

#define EXTI_EMR_MR20_Pos

#define EXTI_EMR_MR20_Msk

#define EXTI_EMR_MR20

#define EXTI_EMR_MR21_Pos

#define EXTI_EMR_MR21_Msk

#define EXTI_EMR_MR21

#define EXTI_EMR_MR22_Pos

#define EXTI_EMR_MR22_Msk

#define EXTI_EMR_MR22

#define EXTI_EMR_EM0

#define EXTI_EMR_EM1

#define EXTI_EMR_EM2

#define EXTI_EMR_EM3

#define EXTI_EMR_EM4

#define EXTI_EMR_EM5

#define EXTI_EMR_EM6

#define EXTI_EMR_EM7

#define EXTI_EMR_EM8

#define EXTI_EMR_EM9

#define EXTI_EMR_EM10

#define EXTI_EMR_EM11

#define EXTI_EMR_EM12

#define EXTI_EMR_EM13

#define EXTI_EMR_EM14

#define EXTI_EMR_EM15

#define EXTI_EMR_EM16

#define EXTI_EMR_EM17

#define EXTI_EMR_EM18

#define EXTI_EMR_EM19

#define EXTI_EMR_EM20

#define EXTI_EMR_EM21

#define EXTI_EMR_EM22

Bit definition for EXTI_RTSR register

#define EXTI_RTSR_TR0_Pos

#define EXTI_RTSR_TR0_Msk

#define EXTI_RTSR_TR0

#define EXTI_RTSR_TR1_Pos

#define EXTI_RTSR_TR1_Msk

#define EXTI_RTSR_TR1

#define EXTI_RTSR_TR2_Pos

#define EXTI_RTSR_TR2_Msk

#define EXTI_RTSR_TR2

#define EXTI_RTSR_TR3_Pos

#define EXTI_RTSR_TR3_Msk

#define EXTI_RTSR_TR3

#define EXTI_RTSR_TR4_Pos

#define EXTI_RTSR_TR4_Msk

#define EXTI_RTSR_TR4

#define EXTI_RTSR_TR5_Pos

#define EXTI_RTSR_TR5_Msk

#define EXTI_RTSR_TR5

#define EXTI_RTSR_TR6_Pos

#define EXTI_RTSR_TR6_Msk

#define EXTI_RTSR_TR6

#define EXTI_RTSR_TR7_Pos

#define EXTI_RTSR_TR7_Msk

#define EXTI_RTSR_TR7

#define EXTI_RTSR_TR8_Pos

#define EXTI_RTSR_TR8_Msk

#define EXTI_RTSR_TR8

#define EXTI_RTSR_TR9_Pos

#define EXTI_RTSR_TR9_Msk

#define EXTI_RTSR_TR9

#define EXTI_RTSR_TR10_Pos

#define EXTI_RTSR_TR10_Msk

#define EXTI_RTSR_TR10

#define EXTI_RTSR_TR11_Pos

#define EXTI_RTSR_TR11_Msk

#define EXTI_RTSR_TR11

#define EXTI_RTSR_TR12_Pos

#define EXTI_RTSR_TR12_Msk

#define EXTI_RTSR_TR12

#define EXTI_RTSR_TR13_Pos

#define EXTI_RTSR_TR13_Msk

#define EXTI_RTSR_TR13

#define EXTI_RTSR_TR14_Pos

#define EXTI_RTSR_TR14_Msk

#define EXTI_RTSR_TR14

#define EXTI_RTSR_TR15_Pos

#define EXTI_RTSR_TR15_Msk

#define EXTI_RTSR_TR15

#define EXTI_RTSR_TR16_Pos

#define EXTI_RTSR_TR16_Msk

#define EXTI_RTSR_TR16

#define EXTI_RTSR_TR17_Pos

#define EXTI_RTSR_TR17_Msk

#define EXTI_RTSR_TR17

#define EXTI_RTSR_TR18_Pos

#define EXTI_RTSR_TR18_Msk

#define EXTI_RTSR_TR18

#define EXTI_RTSR_TR19_Pos

#define EXTI_RTSR_TR19_Msk

#define EXTI_RTSR_TR19

#define EXTI_RTSR_TR20_Pos

#define EXTI_RTSR_TR20_Msk

#define EXTI_RTSR_TR20

#define EXTI_RTSR_TR21_Pos

#define EXTI_RTSR_TR21_Msk

#define EXTI_RTSR_TR21

#define EXTI_RTSR_TR22_Pos

#define EXTI_RTSR_TR22_Msk

#define EXTI_RTSR_TR22

Bit definition for EXTI_FTSR register

#define EXTI_FTSR_TR0_Pos

#define EXTI_FTSR_TR0_Msk

#define EXTI_FTSR_TR0

#define EXTI_FTSR_TR1_Pos

#define EXTI_FTSR_TR1_Msk

#define EXTI_FTSR_TR1

#define EXTI_FTSR_TR2_Pos

#define EXTI_FTSR_TR2_Msk

#define EXTI_FTSR_TR2

#define EXTI_FTSR_TR3_Pos

#define EXTI_FTSR_TR3_Msk

#define EXTI_FTSR_TR3

#define EXTI_FTSR_TR4_Pos

#define EXTI_FTSR_TR4_Msk

#define EXTI_FTSR_TR4

#define EXTI_FTSR_TR5_Pos

#define EXTI_FTSR_TR5_Msk

#define EXTI_FTSR_TR5

#define EXTI_FTSR_TR6_Pos

#define EXTI_FTSR_TR6_Msk

#define EXTI_FTSR_TR6

#define EXTI_FTSR_TR7_Pos

#define EXTI_FTSR_TR7_Msk

#define EXTI_FTSR_TR7

#define EXTI_FTSR_TR8_Pos

#define EXTI_FTSR_TR8_Msk

#define EXTI_FTSR_TR8

#define EXTI_FTSR_TR9_Pos

#define EXTI_FTSR_TR9_Msk

#define EXTI_FTSR_TR9

#define EXTI_FTSR_TR10_Pos

#define EXTI_FTSR_TR10_Msk

#define EXTI_FTSR_TR10

#define EXTI_FTSR_TR11_Pos

#define EXTI_FTSR_TR11_Msk

#define EXTI_FTSR_TR11

#define EXTI_FTSR_TR12_Pos

#define EXTI_FTSR_TR12_Msk

#define EXTI_FTSR_TR12

#define EXTI_FTSR_TR13_Pos

#define EXTI_FTSR_TR13_Msk

#define EXTI_FTSR_TR13

#define EXTI_FTSR_TR14_Pos

#define EXTI_FTSR_TR14_Msk

#define EXTI_FTSR_TR14

#define EXTI_FTSR_TR15_Pos

#define EXTI_FTSR_TR15_Msk

#define EXTI_FTSR_TR15

#define EXTI_FTSR_TR16_Pos

#define EXTI_FTSR_TR16_Msk

#define EXTI_FTSR_TR16

#define EXTI_FTSR_TR17_Pos

#define EXTI_FTSR_TR17_Msk

#define EXTI_FTSR_TR17

#define EXTI_FTSR_TR18_Pos

#define EXTI_FTSR_TR18_Msk

#define EXTI_FTSR_TR18

#define EXTI_FTSR_TR19_Pos

#define EXTI_FTSR_TR19_Msk

#define EXTI_FTSR_TR19

#define EXTI_FTSR_TR20_Pos

#define EXTI_FTSR_TR20_Msk

#define EXTI_FTSR_TR20

#define EXTI_FTSR_TR21_Pos

#define EXTI_FTSR_TR21_Msk

#define EXTI_FTSR_TR21

#define EXTI_FTSR_TR22_Pos

#define EXTI_FTSR_TR22_Msk

#define EXTI_FTSR_TR22

Bit definition for EXTI_SWIER register

#define EXTI_SWIER_SWIER0_Pos

#define EXTI_SWIER_SWIER0_Msk

#define EXTI_SWIER_SWIER0

#define EXTI_SWIER_SWIER1_Pos

#define EXTI_SWIER_SWIER1_Msk

#define EXTI_SWIER_SWIER1

#define EXTI_SWIER_SWIER2_Pos

#define EXTI_SWIER_SWIER2_Msk

#define EXTI_SWIER_SWIER2

#define EXTI_SWIER_SWIER3_Pos

#define EXTI_SWIER_SWIER3_Msk

#define EXTI_SWIER_SWIER3

#define EXTI_SWIER_SWIER4_Pos

#define EXTI_SWIER_SWIER4_Msk

#define EXTI_SWIER_SWIER4

#define EXTI_SWIER_SWIER5_Pos

#define EXTI_SWIER_SWIER5_Msk

#define EXTI_SWIER_SWIER5

#define EXTI_SWIER_SWIER6_Pos

#define EXTI_SWIER_SWIER6_Msk

#define EXTI_SWIER_SWIER6

#define EXTI_SWIER_SWIER7_Pos

#define EXTI_SWIER_SWIER7_Msk

#define EXTI_SWIER_SWIER7

#define EXTI_SWIER_SWIER8_Pos

#define EXTI_SWIER_SWIER8_Msk

#define EXTI_SWIER_SWIER8

#define EXTI_SWIER_SWIER9_Pos

#define EXTI_SWIER_SWIER9_Msk

#define EXTI_SWIER_SWIER9

#define EXTI_SWIER_SWIER10_Pos

#define EXTI_SWIER_SWIER10_Msk

#define EXTI_SWIER_SWIER10

#define EXTI_SWIER_SWIER11_Pos

#define EXTI_SWIER_SWIER11_Msk

#define EXTI_SWIER_SWIER11

#define EXTI_SWIER_SWIER12_Pos

#define EXTI_SWIER_SWIER12_Msk

#define EXTI_SWIER_SWIER12

#define EXTI_SWIER_SWIER13_Pos

#define EXTI_SWIER_SWIER13_Msk

#define EXTI_SWIER_SWIER13

#define EXTI_SWIER_SWIER14_Pos

#define EXTI_SWIER_SWIER14_Msk

#define EXTI_SWIER_SWIER14

#define EXTI_SWIER_SWIER15_Pos

#define EXTI_SWIER_SWIER15_Msk

#define EXTI_SWIER_SWIER15

#define EXTI_SWIER_SWIER16_Pos

#define EXTI_SWIER_SWIER16_Msk

#define EXTI_SWIER_SWIER16

#define EXTI_SWIER_SWIER17_Pos

#define EXTI_SWIER_SWIER17_Msk

#define EXTI_SWIER_SWIER17

#define EXTI_SWIER_SWIER18_Pos

#define EXTI_SWIER_SWIER18_Msk

#define EXTI_SWIER_SWIER18

#define EXTI_SWIER_SWIER19_Pos

#define EXTI_SWIER_SWIER19_Msk

#define EXTI_SWIER_SWIER19

#define EXTI_SWIER_SWIER20_Pos

#define EXTI_SWIER_SWIER20_Msk

#define EXTI_SWIER_SWIER20

#define EXTI_SWIER_SWIER21_Pos

#define EXTI_SWIER_SWIER21_Msk

#define EXTI_SWIER_SWIER21

#define EXTI_SWIER_SWIER22_Pos

#define EXTI_SWIER_SWIER22_Msk

#define EXTI_SWIER_SWIER22

Bit definition for EXTI_PR register

#define EXTI_PR_PR0_Pos

#define EXTI_PR_PR0_Msk

#define EXTI_PR_PR0

#define EXTI_PR_PR1_Pos

#define EXTI_PR_PR1_Msk

#define EXTI_PR_PR1

#define EXTI_PR_PR2_Pos

#define EXTI_PR_PR2_Msk

#define EXTI_PR_PR2

#define EXTI_PR_PR3_Pos

#define EXTI_PR_PR3_Msk

#define EXTI_PR_PR3

#define EXTI_PR_PR4_Pos

#define EXTI_PR_PR4_Msk

#define EXTI_PR_PR4

#define EXTI_PR_PR5_Pos

#define EXTI_PR_PR5_Msk

#define EXTI_PR_PR5

#define EXTI_PR_PR6_Pos

#define EXTI_PR_PR6_Msk

#define EXTI_PR_PR6

#define EXTI_PR_PR7_Pos

#define EXTI_PR_PR7_Msk

#define EXTI_PR_PR7

#define EXTI_PR_PR8_Pos

#define EXTI_PR_PR8_Msk

#define EXTI_PR_PR8

#define EXTI_PR_PR9_Pos

#define EXTI_PR_PR9_Msk

#define EXTI_PR_PR9

#define EXTI_PR_PR10_Pos

#define EXTI_PR_PR10_Msk

#define EXTI_PR_PR10

#define EXTI_PR_PR11_Pos

#define EXTI_PR_PR11_Msk

#define EXTI_PR_PR11

#define EXTI_PR_PR12_Pos

#define EXTI_PR_PR12_Msk

#define EXTI_PR_PR12

#define EXTI_PR_PR13_Pos

#define EXTI_PR_PR13_Msk

#define EXTI_PR_PR13

#define EXTI_PR_PR14_Pos

#define EXTI_PR_PR14_Msk

#define EXTI_PR_PR14

#define EXTI_PR_PR15_Pos

#define EXTI_PR_PR15_Msk

#define EXTI_PR_PR15

#define EXTI_PR_PR16_Pos

#define EXTI_PR_PR16_Msk

#define EXTI_PR_PR16

#define EXTI_PR_PR17_Pos

#define EXTI_PR_PR17_Msk

#define EXTI_PR_PR17

#define EXTI_PR_PR18_Pos

#define EXTI_PR_PR18_Msk

#define EXTI_PR_PR18

#define EXTI_PR_PR19_Pos

#define EXTI_PR_PR19_Msk

#define EXTI_PR_PR19

#define EXTI_PR_PR20_Pos

#define EXTI_PR_PR20_Msk

#define EXTI_PR_PR20

#define EXTI_PR_PR21_Pos

#define EXTI_PR_PR21_Msk

#define EXTI_PR_PR21

#define EXTI_PR_PR22_Pos

#define EXTI_PR_PR22_Msk

#define EXTI_PR_PR22

...

Bits definition for FLASH_ACR register

#define FLASH_ACR_LATENCY_Pos

#define FLASH_ACR_LATENCY_Msk

#define FLASH_ACR_LATENCY

#define FLASH_ACR_LATENCY_0WS

#define FLASH_ACR_LATENCY_1WS

#define FLASH_ACR_LATENCY_2WS

#define FLASH_ACR_LATENCY_3WS

#define FLASH_ACR_LATENCY_4WS

#define FLASH_ACR_LATENCY_5WS

#define FLASH_ACR_LATENCY_6WS

#define FLASH_ACR_LATENCY_7WS

#define FLASH_ACR_LATENCY_8WS

#define FLASH_ACR_LATENCY_9WS

#define FLASH_ACR_LATENCY_10WS

#define FLASH_ACR_LATENCY_11WS

#define FLASH_ACR_LATENCY_12WS

#define FLASH_ACR_LATENCY_13WS

#define FLASH_ACR_LATENCY_14WS

#define FLASH_ACR_LATENCY_15WS

#define FLASH_ACR_PRFTEN_Pos

#define FLASH_ACR_PRFTEN_Msk

#define FLASH_ACR_PRFTEN

#define FLASH_ACR_ICEN_Pos

#define FLASH_ACR_ICEN_Msk

#define FLASH_ACR_ICEN

#define FLASH_ACR_DCEN_Pos

#define FLASH_ACR_DCEN_Msk

#define FLASH_ACR_DCEN

#define FLASH_ACR_ICRST_Pos

#define FLASH_ACR_ICRST_Msk

#define FLASH_ACR_ICRST

#define FLASH_ACR_DCRST_Pos

#define FLASH_ACR_DCRST_Msk

#define FLASH_ACR_DCRST

#define FLASH_ACR_BYTE0_ADDRESS_Pos

#define FLASH_ACR_BYTE0_ADDRESS_Msk

#define FLASH_ACR_BYTE0_ADDRESS

#define FLASH_ACR_BYTE2_ADDRESS_Pos

#define FLASH_ACR_BYTE2_ADDRESS_Msk

#define FLASH_ACR_BYTE2_ADDRESS

Bits definition for FLASH_SR register

#define FLASH_SR_EOP_Pos

#define FLASH_SR_EOP_Msk

#define FLASH_SR_EOP

#define FLASH_SR_SOP_Pos

#define FLASH_SR_SOP_Msk

#define FLASH_SR_SOP

#define FLASH_SR_WRPERR_Pos

#define FLASH_SR_WRPERR_Msk

#define FLASH_SR_WRPERR

#define FLASH_SR_PGAERR_Pos

#define FLASH_SR_PGAERR_Msk

#define FLASH_SR_PGAERR

#define FLASH_SR_PGPERR_Pos

#define FLASH_SR_PGPERR_Msk

#define FLASH_SR_PGPERR

#define FLASH_SR_PGSERR_Pos

#define FLASH_SR_PGSERR_Msk

#define FLASH_SR_PGSERR

#define FLASH_SR_RDERR_Pos

#define FLASH_SR_RDERR_Msk

#define FLASH_SR_RDERR

#define FLASH_SR_BSY_Pos

#define FLASH_SR_BSY_Msk

#define FLASH_SR_BSY

Bits definition for FLASH_CR register

#define FLASH_CR_PG_Pos

#define FLASH_CR_PG_Msk

#define FLASH_CR_PG

#define FLASH_CR_SER_Pos

#define FLASH_CR_SER_Msk

#define FLASH_CR_SER

#define FLASH_CR_MER_Pos

#define FLASH_CR_MER_Msk

#define FLASH_CR_MER

#define FLASH_CR_MER1

#define FLASH_CR_SNB_Pos

#define FLASH_CR_SNB_Msk

#define FLASH_CR_SNB

#define FLASH_CR_SNB_0

#define FLASH_CR_SNB_1

#define FLASH_CR_SNB_2

#define FLASH_CR_SNB_3

#define FLASH_CR_SNB_4

#define FLASH_CR_PSIZE_Pos

#define FLASH_CR_PSIZE_Msk

#define FLASH_CR_PSIZE

#define FLASH_CR_PSIZE_0

#define FLASH_CR_PSIZE_1

#define FLASH_CR_MER2_Pos

#define FLASH_CR_MER2_Msk

#define FLASH_CR_MER2

#define FLASH_CR_STRT_Pos

#define FLASH_CR_STRT_Msk

#define FLASH_CR_STRT

#define FLASH_CR_EOPIE_Pos

#define FLASH_CR_EOPIE_Msk

#define FLASH_CR_EOPIE

#define FLASH_CR_ERRIE_Pos

#define FLASH_CR_ERRIE_Msk

#define FLASH_CR_ERRIE

#define FLASH_CR_LOCK_Pos

#define FLASH_CR_LOCK_Msk

#define FLASH_CR_LOCK

Bits definition for FLASH_OPTCR register

#define FLASH_OPTCR_OPTLOCK_Pos

#define FLASH_OPTCR_OPTLOCK_Msk

#define FLASH_OPTCR_OPTLOCK

#define FLASH_OPTCR_OPTSTRT_Pos

#define FLASH_OPTCR_OPTSTRT_Msk

#define FLASH_OPTCR_OPTSTRT

#define FLASH_OPTCR_BOR_LEV_0

#define FLASH_OPTCR_BOR_LEV_1

#define FLASH_OPTCR_BOR_LEV_Pos

#define FLASH_OPTCR_BOR_LEV_Msk

#define FLASH_OPTCR_BOR_LEV

#define FLASH_OPTCR_BFB2_Pos

#define FLASH_OPTCR_BFB2_Msk

#define FLASH_OPTCR_BFB2

#define FLASH_OPTCR_WDG_SW_Pos

#define FLASH_OPTCR_WDG_SW_Msk

#define FLASH_OPTCR_WDG_SW

#define FLASH_OPTCR_nRST_STOP_Pos

#define FLASH_OPTCR_nRST_STOP_Msk

#define FLASH_OPTCR_nRST_STOP

#define FLASH_OPTCR_nRST_STDBY_Pos

#define FLASH_OPTCR_nRST_STDBY_Msk

#define FLASH_OPTCR_nRST_STDBY

#define FLASH_OPTCR_RDP_Pos

#define FLASH_OPTCR_RDP_Msk

#define FLASH_OPTCR_RDP

#define FLASH_OPTCR_RDP_0

#define FLASH_OPTCR_RDP_1

#define FLASH_OPTCR_RDP_2

#define FLASH_OPTCR_RDP_3

#define FLASH_OPTCR_RDP_4

#define FLASH_OPTCR_RDP_5

#define FLASH_OPTCR_RDP_6

#define FLASH_OPTCR_RDP_7

#define FLASH_OPTCR_nWRP_Pos

#define FLASH_OPTCR_nWRP_Msk

#define FLASH_OPTCR_nWRP

#define FLASH_OPTCR_nWRP_0

#define FLASH_OPTCR_nWRP_1

#define FLASH_OPTCR_nWRP_2

#define FLASH_OPTCR_nWRP_3

#define FLASH_OPTCR_nWRP_4

#define FLASH_OPTCR_nWRP_5

#define FLASH_OPTCR_nWRP_6

#define FLASH_OPTCR_nWRP_7

#define FLASH_OPTCR_nWRP_8

#define FLASH_OPTCR_nWRP_9

#define FLASH_OPTCR_nWRP_10

#define FLASH_OPTCR_nWRP_11

#define FLASH_OPTCR_DB1M_Pos

#define FLASH_OPTCR_DB1M_Msk

#define FLASH_OPTCR_DB1M

#define FLASH_OPTCR_SPRMOD_Pos

#define FLASH_OPTCR_SPRMOD_Msk

#define FLASH_OPTCR_SPRMOD

Bits definition for FLASH_OPTCR1 register

#define FLASH_OPTCR1_nWRP_Pos

#define FLASH_OPTCR1_nWRP_Msk

#define FLASH_OPTCR1_nWRP

#define FLASH_OPTCR1_nWRP_0

#define FLASH_OPTCR1_nWRP_1

#define FLASH_OPTCR1_nWRP_2

#define FLASH_OPTCR1_nWRP_3

#define FLASH_OPTCR1_nWRP_4

#define FLASH_OPTCR1_nWRP_5

#define FLASH_OPTCR1_nWRP_6

#define FLASH_OPTCR1_nWRP_7

#define FLASH_OPTCR1_nWRP_8

#define FLASH_OPTCR1_nWRP_9

#define FLASH_OPTCR1_nWRP_10

#define FLASH_OPTCR1_nWRP_11

...

Bit definition for FMC_BCR1 register

#define FMC_BCR1_MBKEN_Pos

#define FMC_BCR1_MBKEN_Msk

#define FMC_BCR1_MBKEN

#define FMC_BCR1_MUXEN_Pos

#define FMC_BCR1_MUXEN_Msk

#define FMC_BCR1_MUXEN

#define FMC_BCR1_MTYP_Pos

#define FMC_BCR1_MTYP_Msk

#define FMC_BCR1_MTYP

#define FMC_BCR1_MTYP_0

#define FMC_BCR1_MTYP_1

#define FMC_BCR1_MWID_Pos

#define FMC_BCR1_MWID_Msk

#define FMC_BCR1_MWID

#define FMC_BCR1_MWID_0

#define FMC_BCR1_MWID_1

#define FMC_BCR1_FACCEN_Pos

#define FMC_BCR1_FACCEN_Msk

#define FMC_BCR1_FACCEN

#define FMC_BCR1_BURSTEN_Pos

#define FMC_BCR1_BURSTEN_Msk

#define FMC_BCR1_BURSTEN

#define FMC_BCR1_WAITPOL_Pos

#define FMC_BCR1_WAITPOL_Msk

#define FMC_BCR1_WAITPOL

#define FMC_BCR1_WAITCFG_Pos

#define FMC_BCR1_WAITCFG_Msk

#define FMC_BCR1_WAITCFG

#define FMC_BCR1_WREN_Pos

#define FMC_BCR1_WREN_Msk

#define FMC_BCR1_WREN

#define FMC_BCR1_WAITEN_Pos

#define FMC_BCR1_WAITEN_Msk

#define FMC_BCR1_WAITEN

#define FMC_BCR1_EXTMOD_Pos

#define FMC_BCR1_EXTMOD_Msk

#define FMC_BCR1_EXTMOD

#define FMC_BCR1_ASYNCWAIT_Pos

#define FMC_BCR1_ASYNCWAIT_Msk

#define FMC_BCR1_ASYNCWAIT

#define FMC_BCR1_CPSIZE_Pos

#define FMC_BCR1_CPSIZE_Msk

#define FMC_BCR1_CPSIZE

#define FMC_BCR1_CPSIZE_0

#define FMC_BCR1_CPSIZE_1

#define FMC_BCR1_CPSIZE_2

#define FMC_BCR1_CBURSTRW_Pos

#define FMC_BCR1_CBURSTRW_Msk

#define FMC_BCR1_CBURSTRW

#define FMC_BCR1_CCLKEN_Pos

#define FMC_BCR1_CCLKEN_Msk

#define FMC_BCR1_CCLKEN

#define FMC_BCR1_WFDIS_Pos

#define FMC_BCR1_WFDIS_Msk

#define FMC_BCR1_WFDIS

Bit definition for FMC_BCR2 register

#define FMC_BCR2_MBKEN_Pos

#define FMC_BCR2_MBKEN_Msk

#define FMC_BCR2_MBKEN

#define FMC_BCR2_MUXEN_Pos

#define FMC_BCR2_MUXEN_Msk

#define FMC_BCR2_MUXEN

#define FMC_BCR2_MTYP_Pos

#define FMC_BCR2_MTYP_Msk

#define FMC_BCR2_MTYP

#define FMC_BCR2_MTYP_0

#define FMC_BCR2_MTYP_1

#define FMC_BCR2_MWID_Pos

#define FMC_BCR2_MWID_Msk

#define FMC_BCR2_MWID

#define FMC_BCR2_MWID_0

#define FMC_BCR2_MWID_1

#define FMC_BCR2_FACCEN_Pos

#define FMC_BCR2_FACCEN_Msk

#define FMC_BCR2_FACCEN

#define FMC_BCR2_BURSTEN_Pos

#define FMC_BCR2_BURSTEN_Msk

#define FMC_BCR2_BURSTEN

#define FMC_BCR2_WAITPOL_Pos

#define FMC_BCR2_WAITPOL_Msk

#define FMC_BCR2_WAITPOL

#define FMC_BCR2_WAITCFG_Pos

#define FMC_BCR2_WAITCFG_Msk

#define FMC_BCR2_WAITCFG

#define FMC_BCR2_WREN_Pos

#define FMC_BCR2_WREN_Msk

#define FMC_BCR2_WREN

#define FMC_BCR2_WAITEN_Pos

#define FMC_BCR2_WAITEN_Msk

#define FMC_BCR2_WAITEN

#define FMC_BCR2_EXTMOD_Pos

#define FMC_BCR2_EXTMOD_Msk

#define FMC_BCR2_EXTMOD

#define FMC_BCR2_ASYNCWAIT_Pos

#define FMC_BCR2_ASYNCWAIT_Msk

#define FMC_BCR2_ASYNCWAIT

#define FMC_BCR2_CBURSTRW_Pos

#define FMC_BCR2_CBURSTRW_Msk

#define FMC_BCR2_CBURSTRW

Bit definition for FMC_BCR3 register

#define FMC_BCR3_MBKEN_Pos

#define FMC_BCR3_MBKEN_Msk

#define FMC_BCR3_MBKEN

#define FMC_BCR3_MUXEN_Pos

#define FMC_BCR3_MUXEN_Msk

#define FMC_BCR3_MUXEN

#define FMC_BCR3_MTYP_Pos

#define FMC_BCR3_MTYP_Msk

#define FMC_BCR3_MTYP

#define FMC_BCR3_MTYP_0

#define FMC_BCR3_MTYP_1

#define FMC_BCR3_MWID_Pos

#define FMC_BCR3_MWID_Msk

#define FMC_BCR3_MWID

#define FMC_BCR3_MWID_0

#define FMC_BCR3_MWID_1

#define FMC_BCR3_FACCEN_Pos

#define FMC_BCR3_FACCEN_Msk

#define FMC_BCR3_FACCEN

#define FMC_BCR3_BURSTEN_Pos

#define FMC_BCR3_BURSTEN_Msk

#define FMC_BCR3_BURSTEN

#define FMC_BCR3_WAITPOL_Pos

#define FMC_BCR3_WAITPOL_Msk

#define FMC_BCR3_WAITPOL

#define FMC_BCR3_WAITCFG_Pos

#define FMC_BCR3_WAITCFG_Msk

#define FMC_BCR3_WAITCFG

#define FMC_BCR3_WREN_Pos

#define FMC_BCR3_WREN_Msk

#define FMC_BCR3_WREN

#define FMC_BCR3_WAITEN_Pos

#define FMC_BCR3_WAITEN_Msk

#define FMC_BCR3_WAITEN

#define FMC_BCR3_EXTMOD_Pos

#define FMC_BCR3_EXTMOD_Msk

#define FMC_BCR3_EXTMOD

#define FMC_BCR3_ASYNCWAIT_Pos

#define FMC_BCR3_ASYNCWAIT_Msk

#define FMC_BCR3_ASYNCWAIT

#define FMC_BCR3_CBURSTRW_Pos

#define FMC_BCR3_CBURSTRW_Msk

#define FMC_BCR3_CBURSTRW

Bit definition for FMC_BCR4 register

#define FMC_BCR4_MBKEN_Pos

#define FMC_BCR4_MBKEN_Msk

#define FMC_BCR4_MBKEN

#define FMC_BCR4_MUXEN_Pos

#define FMC_BCR4_MUXEN_Msk

#define FMC_BCR4_MUXEN

#define FMC_BCR4_MTYP_Pos

#define FMC_BCR4_MTYP_Msk

#define FMC_BCR4_MTYP

#define FMC_BCR4_MTYP_0

#define FMC_BCR4_MTYP_1

#define FMC_BCR4_MWID_Pos

#define FMC_BCR4_MWID_Msk

#define FMC_BCR4_MWID

#define FMC_BCR4_MWID_0

#define FMC_BCR4_MWID_1

#define FMC_BCR4_FACCEN_Pos

#define FMC_BCR4_FACCEN_Msk

#define FMC_BCR4_FACCEN

#define FMC_BCR4_BURSTEN_Pos

#define FMC_BCR4_BURSTEN_Msk

#define FMC_BCR4_BURSTEN

#define FMC_BCR4_WAITPOL_Pos

#define FMC_BCR4_WAITPOL_Msk

#define FMC_BCR4_WAITPOL

#define FMC_BCR4_WAITCFG_Pos

#define FMC_BCR4_WAITCFG_Msk

#define FMC_BCR4_WAITCFG

#define FMC_BCR4_WREN_Pos

#define FMC_BCR4_WREN_Msk

#define FMC_BCR4_WREN

#define FMC_BCR4_WAITEN_Pos

#define FMC_BCR4_WAITEN_Msk

#define FMC_BCR4_WAITEN

#define FMC_BCR4_EXTMOD_Pos

#define FMC_BCR4_EXTMOD_Msk

#define FMC_BCR4_EXTMOD

#define FMC_BCR4_ASYNCWAIT_Pos

#define FMC_BCR4_ASYNCWAIT_Msk

#define FMC_BCR4_ASYNCWAIT

#define FMC_BCR4_CBURSTRW_Pos

#define FMC_BCR4_CBURSTRW_Msk

#define FMC_BCR4_CBURSTRW

Bit definition for FMC_BTR1 register

#define FMC_BTR1_ADDSET_Pos

#define FMC_BTR1_ADDSET_Msk

#define FMC_BTR1_ADDSET

#define FMC_BTR1_ADDSET_0

#define FMC_BTR1_ADDSET_1

#define FMC_BTR1_ADDSET_2

#define FMC_BTR1_ADDSET_3

#define FMC_BTR1_ADDHLD_Pos

#define FMC_BTR1_ADDHLD_Msk

#define FMC_BTR1_ADDHLD

#define FMC_BTR1_ADDHLD_0

#define FMC_BTR1_ADDHLD_1

#define FMC_BTR1_ADDHLD_2

#define FMC_BTR1_ADDHLD_3

#define FMC_BTR1_DATAST_Pos

#define FMC_BTR1_DATAST_Msk

#define FMC_BTR1_DATAST

#define FMC_BTR1_DATAST_0

#define FMC_BTR1_DATAST_1

#define FMC_BTR1_DATAST_2

#define FMC_BTR1_DATAST_3

#define FMC_BTR1_DATAST_4

#define FMC_BTR1_DATAST_5

#define FMC_BTR1_DATAST_6

#define FMC_BTR1_DATAST_7

#define FMC_BTR1_BUSTURN_Pos

#define FMC_BTR1_BUSTURN_Msk

#define FMC_BTR1_BUSTURN

#define FMC_BTR1_BUSTURN_0

#define FMC_BTR1_BUSTURN_1

#define FMC_BTR1_BUSTURN_2

#define FMC_BTR1_BUSTURN_3

#define FMC_BTR1_CLKDIV_Pos

#define FMC_BTR1_CLKDIV_Msk

#define FMC_BTR1_CLKDIV

#define FMC_BTR1_CLKDIV_0

#define FMC_BTR1_CLKDIV_1

#define FMC_BTR1_CLKDIV_2

#define FMC_BTR1_CLKDIV_3

#define FMC_BTR1_DATLAT_Pos

#define FMC_BTR1_DATLAT_Msk

#define FMC_BTR1_DATLAT

#define FMC_BTR1_DATLAT_0

#define FMC_BTR1_DATLAT_1

#define FMC_BTR1_DATLAT_2

#define FMC_BTR1_DATLAT_3

#define FMC_BTR1_ACCMOD_Pos

#define FMC_BTR1_ACCMOD_Msk

#define FMC_BTR1_ACCMOD

#define FMC_BTR1_ACCMOD_0

#define FMC_BTR1_ACCMOD_1

Bit definition for FMC_BTR2 register

#define FMC_BTR2_ADDSET_Pos

#define FMC_BTR2_ADDSET_Msk

#define FMC_BTR2_ADDSET

#define FMC_BTR2_ADDSET_0

#define FMC_BTR2_ADDSET_1

#define FMC_BTR2_ADDSET_2

#define FMC_BTR2_ADDSET_3

#define FMC_BTR2_ADDHLD_Pos

#define FMC_BTR2_ADDHLD_Msk

#define FMC_BTR2_ADDHLD

#define FMC_BTR2_ADDHLD_0

#define FMC_BTR2_ADDHLD_1

#define FMC_BTR2_ADDHLD_2

#define FMC_BTR2_ADDHLD_3

#define FMC_BTR2_DATAST_Pos

#define FMC_BTR2_DATAST_Msk

#define FMC_BTR2_DATAST

#define FMC_BTR2_DATAST_0

#define FMC_BTR2_DATAST_1

#define FMC_BTR2_DATAST_2

#define FMC_BTR2_DATAST_3

#define FMC_BTR2_DATAST_4

#define FMC_BTR2_DATAST_5

#define FMC_BTR2_DATAST_6

#define FMC_BTR2_DATAST_7

#define FMC_BTR2_BUSTURN_Pos

#define FMC_BTR2_BUSTURN_Msk

#define FMC_BTR2_BUSTURN

#define FMC_BTR2_BUSTURN_0

#define FMC_BTR2_BUSTURN_1

#define FMC_BTR2_BUSTURN_2

#define FMC_BTR2_BUSTURN_3

#define FMC_BTR2_CLKDIV_Pos

#define FMC_BTR2_CLKDIV_Msk

#define FMC_BTR2_CLKDIV

#define FMC_BTR2_CLKDIV_0

#define FMC_BTR2_CLKDIV_1

#define FMC_BTR2_CLKDIV_2

#define FMC_BTR2_CLKDIV_3

#define FMC_BTR2_DATLAT_Pos

#define FMC_BTR2_DATLAT_Msk

#define FMC_BTR2_DATLAT

#define FMC_BTR2_DATLAT_0

#define FMC_BTR2_DATLAT_1

#define FMC_BTR2_DATLAT_2

#define FMC_BTR2_DATLAT_3

#define FMC_BTR2_ACCMOD_Pos

#define FMC_BTR2_ACCMOD_Msk

#define FMC_BTR2_ACCMOD

#define FMC_BTR2_ACCMOD_0

#define FMC_BTR2_ACCMOD_1

Bit definition for FMC_BTR3 register

#define FMC_BTR3_ADDSET_Pos

#define FMC_BTR3_ADDSET_Msk

#define FMC_BTR3_ADDSET

#define FMC_BTR3_ADDSET_0

#define FMC_BTR3_ADDSET_1

#define FMC_BTR3_ADDSET_2

#define FMC_BTR3_ADDSET_3

#define FMC_BTR3_ADDHLD_Pos

#define FMC_BTR3_ADDHLD_Msk

#define FMC_BTR3_ADDHLD

#define FMC_BTR3_ADDHLD_0

#define FMC_BTR3_ADDHLD_1

#define FMC_BTR3_ADDHLD_2

#define FMC_BTR3_ADDHLD_3

#define FMC_BTR3_DATAST_Pos

#define FMC_BTR3_DATAST_Msk

#define FMC_BTR3_DATAST

#define FMC_BTR3_DATAST_0

#define FMC_BTR3_DATAST_1

#define FMC_BTR3_DATAST_2

#define FMC_BTR3_DATAST_3

#define FMC_BTR3_DATAST_4

#define FMC_BTR3_DATAST_5

#define FMC_BTR3_DATAST_6

#define FMC_BTR3_DATAST_7

#define FMC_BTR3_BUSTURN_Pos

#define FMC_BTR3_BUSTURN_Msk

#define FMC_BTR3_BUSTURN

#define FMC_BTR3_BUSTURN_0

#define FMC_BTR3_BUSTURN_1

#define FMC_BTR3_BUSTURN_2

#define FMC_BTR3_BUSTURN_3

#define FMC_BTR3_CLKDIV_Pos

#define FMC_BTR3_CLKDIV_Msk

#define FMC_BTR3_CLKDIV

#define FMC_BTR3_CLKDIV_0

#define FMC_BTR3_CLKDIV_1

#define FMC_BTR3_CLKDIV_2

#define FMC_BTR3_CLKDIV_3

#define FMC_BTR3_DATLAT_Pos

#define FMC_BTR3_DATLAT_Msk

#define FMC_BTR3_DATLAT

#define FMC_BTR3_DATLAT_0

#define FMC_BTR3_DATLAT_1

#define FMC_BTR3_DATLAT_2

#define FMC_BTR3_DATLAT_3

#define FMC_BTR3_ACCMOD_Pos

#define FMC_BTR3_ACCMOD_Msk

#define FMC_BTR3_ACCMOD

#define FMC_BTR3_ACCMOD_0

#define FMC_BTR3_ACCMOD_1

Bit definition for FMC_BTR4 register

#define FMC_BTR4_ADDSET_Pos

#define FMC_BTR4_ADDSET_Msk

#define FMC_BTR4_ADDSET

#define FMC_BTR4_ADDSET_0

#define FMC_BTR4_ADDSET_1

#define FMC_BTR4_ADDSET_2

#define FMC_BTR4_ADDSET_3

#define FMC_BTR4_ADDHLD_Pos

#define FMC_BTR4_ADDHLD_Msk

#define FMC_BTR4_ADDHLD

#define FMC_BTR4_ADDHLD_0

#define FMC_BTR4_ADDHLD_1

#define FMC_BTR4_ADDHLD_2

#define FMC_BTR4_ADDHLD_3

#define FMC_BTR4_DATAST_Pos

#define FMC_BTR4_DATAST_Msk

#define FMC_BTR4_DATAST

#define FMC_BTR4_DATAST_0

#define FMC_BTR4_DATAST_1

#define FMC_BTR4_DATAST_2

#define FMC_BTR4_DATAST_3

#define FMC_BTR4_DATAST_4

#define FMC_BTR4_DATAST_5

#define FMC_BTR4_DATAST_6

#define FMC_BTR4_DATAST_7

#define FMC_BTR4_BUSTURN_Pos

#define FMC_BTR4_BUSTURN_Msk

#define FMC_BTR4_BUSTURN

#define FMC_BTR4_BUSTURN_0

#define FMC_BTR4_BUSTURN_1

#define FMC_BTR4_BUSTURN_2

#define FMC_BTR4_BUSTURN_3

#define FMC_BTR4_CLKDIV_Pos

#define FMC_BTR4_CLKDIV_Msk

#define FMC_BTR4_CLKDIV

#define FMC_BTR4_CLKDIV_0

#define FMC_BTR4_CLKDIV_1

#define FMC_BTR4_CLKDIV_2

#define FMC_BTR4_CLKDIV_3

#define FMC_BTR4_DATLAT_Pos

#define FMC_BTR4_DATLAT_Msk

#define FMC_BTR4_DATLAT

#define FMC_BTR4_DATLAT_0

#define FMC_BTR4_DATLAT_1

#define FMC_BTR4_DATLAT_2

#define FMC_BTR4_DATLAT_3

#define FMC_BTR4_ACCMOD_Pos

#define FMC_BTR4_ACCMOD_Msk

#define FMC_BTR4_ACCMOD

#define FMC_BTR4_ACCMOD_0

#define FMC_BTR4_ACCMOD_1

Bit definition for FMC_BWTR1 register

#define FMC_BWTR1_ADDSET_Pos

#define FMC_BWTR1_ADDSET_Msk

#define FMC_BWTR1_ADDSET

#define FMC_BWTR1_ADDSET_0

#define FMC_BWTR1_ADDSET_1

#define FMC_BWTR1_ADDSET_2

#define FMC_BWTR1_ADDSET_3

#define FMC_BWTR1_ADDHLD_Pos

#define FMC_BWTR1_ADDHLD_Msk

#define FMC_BWTR1_ADDHLD

#define FMC_BWTR1_ADDHLD_0

#define FMC_BWTR1_ADDHLD_1

#define FMC_BWTR1_ADDHLD_2

#define FMC_BWTR1_ADDHLD_3

#define FMC_BWTR1_DATAST_Pos

#define FMC_BWTR1_DATAST_Msk

#define FMC_BWTR1_DATAST

#define FMC_BWTR1_DATAST_0

#define FMC_BWTR1_DATAST_1

#define FMC_BWTR1_DATAST_2

#define FMC_BWTR1_DATAST_3

#define FMC_BWTR1_DATAST_4

#define FMC_BWTR1_DATAST_5

#define FMC_BWTR1_DATAST_6

#define FMC_BWTR1_DATAST_7

#define FMC_BWTR1_BUSTURN_Pos

#define FMC_BWTR1_BUSTURN_Msk

#define FMC_BWTR1_BUSTURN

#define FMC_BWTR1_BUSTURN_0

#define FMC_BWTR1_BUSTURN_1

#define FMC_BWTR1_BUSTURN_2

#define FMC_BWTR1_BUSTURN_3

#define FMC_BWTR1_ACCMOD_Pos

#define FMC_BWTR1_ACCMOD_Msk

#define FMC_BWTR1_ACCMOD

#define FMC_BWTR1_ACCMOD_0

#define FMC_BWTR1_ACCMOD_1

Bit definition for FMC_BWTR2 register

#define FMC_BWTR2_ADDSET_Pos

#define FMC_BWTR2_ADDSET_Msk

#define FMC_BWTR2_ADDSET

#define FMC_BWTR2_ADDSET_0

#define FMC_BWTR2_ADDSET_1

#define FMC_BWTR2_ADDSET_2

#define FMC_BWTR2_ADDSET_3

#define FMC_BWTR2_ADDHLD_Pos

#define FMC_BWTR2_ADDHLD_Msk

#define FMC_BWTR2_ADDHLD

#define FMC_BWTR2_ADDHLD_0

#define FMC_BWTR2_ADDHLD_1

#define FMC_BWTR2_ADDHLD_2

#define FMC_BWTR2_ADDHLD_3

#define FMC_BWTR2_DATAST_Pos

#define FMC_BWTR2_DATAST_Msk

#define FMC_BWTR2_DATAST

#define FMC_BWTR2_DATAST_0

#define FMC_BWTR2_DATAST_1

#define FMC_BWTR2_DATAST_2

#define FMC_BWTR2_DATAST_3

#define FMC_BWTR2_DATAST_4

#define FMC_BWTR2_DATAST_5

#define FMC_BWTR2_DATAST_6

#define FMC_BWTR2_DATAST_7

#define FMC_BWTR2_BUSTURN_Pos

#define FMC_BWTR2_BUSTURN_Msk

#define FMC_BWTR2_BUSTURN

#define FMC_BWTR2_BUSTURN_0

#define FMC_BWTR2_BUSTURN_1

#define FMC_BWTR2_BUSTURN_2

#define FMC_BWTR2_BUSTURN_3

#define FMC_BWTR2_ACCMOD_Pos

#define FMC_BWTR2_ACCMOD_Msk

#define FMC_BWTR2_ACCMOD

#define FMC_BWTR2_ACCMOD_0

#define FMC_BWTR2_ACCMOD_1

Bit definition for FMC_BWTR3 register

#define FMC_BWTR3_ADDSET_Pos

#define FMC_BWTR3_ADDSET_Msk

#define FMC_BWTR3_ADDSET

#define FMC_BWTR3_ADDSET_0

#define FMC_BWTR3_ADDSET_1

#define FMC_BWTR3_ADDSET_2

#define FMC_BWTR3_ADDSET_3

#define FMC_BWTR3_ADDHLD_Pos

#define FMC_BWTR3_ADDHLD_Msk

#define FMC_BWTR3_ADDHLD

#define FMC_BWTR3_ADDHLD_0

#define FMC_BWTR3_ADDHLD_1

#define FMC_BWTR3_ADDHLD_2

#define FMC_BWTR3_ADDHLD_3

#define FMC_BWTR3_DATAST_Pos

#define FMC_BWTR3_DATAST_Msk

#define FMC_BWTR3_DATAST

#define FMC_BWTR3_DATAST_0

#define FMC_BWTR3_DATAST_1

#define FMC_BWTR3_DATAST_2

#define FMC_BWTR3_DATAST_3

#define FMC_BWTR3_DATAST_4

#define FMC_BWTR3_DATAST_5

#define FMC_BWTR3_DATAST_6

#define FMC_BWTR3_DATAST_7

#define FMC_BWTR3_BUSTURN_Pos

#define FMC_BWTR3_BUSTURN_Msk

#define FMC_BWTR3_BUSTURN

#define FMC_BWTR3_BUSTURN_0

#define FMC_BWTR3_BUSTURN_1

#define FMC_BWTR3_BUSTURN_2

#define FMC_BWTR3_BUSTURN_3

#define FMC_BWTR3_ACCMOD_Pos

#define FMC_BWTR3_ACCMOD_Msk

#define FMC_BWTR3_ACCMOD

#define FMC_BWTR3_ACCMOD_0

#define FMC_BWTR3_ACCMOD_1

Bit definition for FMC_BWTR4 register

#define FMC_BWTR4_ADDSET_Pos

#define FMC_BWTR4_ADDSET_Msk

#define FMC_BWTR4_ADDSET

#define FMC_BWTR4_ADDSET_0

#define FMC_BWTR4_ADDSET_1

#define FMC_BWTR4_ADDSET_2

#define FMC_BWTR4_ADDSET_3

#define FMC_BWTR4_ADDHLD_Pos

#define FMC_BWTR4_ADDHLD_Msk

#define FMC_BWTR4_ADDHLD

#define FMC_BWTR4_ADDHLD_0

#define FMC_BWTR4_ADDHLD_1

#define FMC_BWTR4_ADDHLD_2

#define FMC_BWTR4_ADDHLD_3

#define FMC_BWTR4_DATAST_Pos

#define FMC_BWTR4_DATAST_Msk

#define FMC_BWTR4_DATAST

#define FMC_BWTR4_DATAST_0

#define FMC_BWTR4_DATAST_1

#define FMC_BWTR4_DATAST_2

#define FMC_BWTR4_DATAST_3

#define FMC_BWTR4_DATAST_4

#define FMC_BWTR4_DATAST_5

#define FMC_BWTR4_DATAST_6

#define FMC_BWTR4_DATAST_7

#define FMC_BWTR4_BUSTURN_Pos

#define FMC_BWTR4_BUSTURN_Msk

#define FMC_BWTR4_BUSTURN

#define FMC_BWTR4_BUSTURN_0

#define FMC_BWTR4_BUSTURN_1

#define FMC_BWTR4_BUSTURN_2

#define FMC_BWTR4_BUSTURN_3

#define FMC_BWTR4_ACCMOD_Pos

#define FMC_BWTR4_ACCMOD_Msk

#define FMC_BWTR4_ACCMOD

#define FMC_BWTR4_ACCMOD_0

#define FMC_BWTR4_ACCMOD_1

Bit definition for FMC_PCR register

#define FMC_PCR_PWAITEN_Pos

#define FMC_PCR_PWAITEN_Msk

#define FMC_PCR_PWAITEN

#define FMC_PCR_PBKEN_Pos

#define FMC_PCR_PBKEN_Msk

#define FMC_PCR_PBKEN

#define FMC_PCR_PTYP_Pos

#define FMC_PCR_PTYP_Msk

#define FMC_PCR_PTYP

#define FMC_PCR_PWID_Pos

#define FMC_PCR_PWID_Msk

#define FMC_PCR_PWID

#define FMC_PCR_PWID_0

#define FMC_PCR_PWID_1

#define FMC_PCR_ECCEN_Pos

#define FMC_PCR_ECCEN_Msk

#define FMC_PCR_ECCEN

#define FMC_PCR_TCLR_Pos

#define FMC_PCR_TCLR_Msk

#define FMC_PCR_TCLR

#define FMC_PCR_TCLR_0

#define FMC_PCR_TCLR_1

#define FMC_PCR_TCLR_2

#define FMC_PCR_TCLR_3

#define FMC_PCR_TAR_Pos

#define FMC_PCR_TAR_Msk

#define FMC_PCR_TAR

#define FMC_PCR_TAR_0

#define FMC_PCR_TAR_1

#define FMC_PCR_TAR_2

#define FMC_PCR_TAR_3

#define FMC_PCR_ECCPS_Pos

#define FMC_PCR_ECCPS_Msk

#define FMC_PCR_ECCPS

#define FMC_PCR_ECCPS_0

#define FMC_PCR_ECCPS_1

#define FMC_PCR_ECCPS_2

Bit definition for FMC_SR register

#define FMC_SR_IRS_Pos

#define FMC_SR_IRS_Msk

#define FMC_SR_IRS

#define FMC_SR_ILS_Pos

#define FMC_SR_ILS_Msk

#define FMC_SR_ILS

#define FMC_SR_IFS_Pos

#define FMC_SR_IFS_Msk

#define FMC_SR_IFS

#define FMC_SR_IREN_Pos

#define FMC_SR_IREN_Msk

#define FMC_SR_IREN

#define FMC_SR_ILEN_Pos

#define FMC_SR_ILEN_Msk

#define FMC_SR_ILEN

#define FMC_SR_IFEN_Pos

#define FMC_SR_IFEN_Msk

#define FMC_SR_IFEN

#define FMC_SR_FEMPT_Pos

#define FMC_SR_FEMPT_Msk

#define FMC_SR_FEMPT

Bit definition for FMC_PMEM register

#define FMC_PMEM_MEMSET2_Pos

#define FMC_PMEM_MEMSET2_Msk

#define FMC_PMEM_MEMSET2

#define FMC_PMEM_MEMSET2_0

#define FMC_PMEM_MEMSET2_1

#define FMC_PMEM_MEMSET2_2

#define FMC_PMEM_MEMSET2_3

#define FMC_PMEM_MEMSET2_4

#define FMC_PMEM_MEMSET2_5

#define FMC_PMEM_MEMSET2_6

#define FMC_PMEM_MEMSET2_7

#define FMC_PMEM_MEMWAIT2_Pos

#define FMC_PMEM_MEMWAIT2_Msk

#define FMC_PMEM_MEMWAIT2

#define FMC_PMEM_MEMWAIT2_0

#define FMC_PMEM_MEMWAIT2_1

#define FMC_PMEM_MEMWAIT2_2

#define FMC_PMEM_MEMWAIT2_3

#define FMC_PMEM_MEMWAIT2_4

#define FMC_PMEM_MEMWAIT2_5

#define FMC_PMEM_MEMWAIT2_6

#define FMC_PMEM_MEMWAIT2_7

#define FMC_PMEM_MEMHOLD2_Pos

#define FMC_PMEM_MEMHOLD2_Msk

#define FMC_PMEM_MEMHOLD2

#define FMC_PMEM_MEMHOLD2_0

#define FMC_PMEM_MEMHOLD2_1

#define FMC_PMEM_MEMHOLD2_2

#define FMC_PMEM_MEMHOLD2_3

#define FMC_PMEM_MEMHOLD2_4

#define FMC_PMEM_MEMHOLD2_5

#define FMC_PMEM_MEMHOLD2_6

#define FMC_PMEM_MEMHOLD2_7

#define FMC_PMEM_MEMHIZ2_Pos

#define FMC_PMEM_MEMHIZ2_Msk

#define FMC_PMEM_MEMHIZ2

#define FMC_PMEM_MEMHIZ2_0

#define FMC_PMEM_MEMHIZ2_1

#define FMC_PMEM_MEMHIZ2_2

#define FMC_PMEM_MEMHIZ2_3

#define FMC_PMEM_MEMHIZ2_4

#define FMC_PMEM_MEMHIZ2_5

#define FMC_PMEM_MEMHIZ2_6

#define FMC_PMEM_MEMHIZ2_7

Bit definition for FMC_PATT register

#define FMC_PATT_ATTSET2_Pos

#define FMC_PATT_ATTSET2_Msk

#define FMC_PATT_ATTSET2

#define FMC_PATT_ATTSET2_0

#define FMC_PATT_ATTSET2_1

#define FMC_PATT_ATTSET2_2

#define FMC_PATT_ATTSET2_3

#define FMC_PATT_ATTSET2_4

#define FMC_PATT_ATTSET2_5

#define FMC_PATT_ATTSET2_6

#define FMC_PATT_ATTSET2_7

#define FMC_PATT_ATTWAIT2_Pos

#define FMC_PATT_ATTWAIT2_Msk

#define FMC_PATT_ATTWAIT2

#define FMC_PATT_ATTWAIT2_0

#define FMC_PATT_ATTWAIT2_1

#define FMC_PATT_ATTWAIT2_2

#define FMC_PATT_ATTWAIT2_3

#define FMC_PATT_ATTWAIT2_4

#define FMC_PATT_ATTWAIT2_5

#define FMC_PATT_ATTWAIT2_6

#define FMC_PATT_ATTWAIT2_7

#define FMC_PATT_ATTHOLD2_Pos

#define FMC_PATT_ATTHOLD2_Msk

#define FMC_PATT_ATTHOLD2

#define FMC_PATT_ATTHOLD2_0

#define FMC_PATT_ATTHOLD2_1

#define FMC_PATT_ATTHOLD2_2

#define FMC_PATT_ATTHOLD2_3

#define FMC_PATT_ATTHOLD2_4

#define FMC_PATT_ATTHOLD2_5

#define FMC_PATT_ATTHOLD2_6

#define FMC_PATT_ATTHOLD2_7

#define FMC_PATT_ATTHIZ2_Pos

#define FMC_PATT_ATTHIZ2_Msk

#define FMC_PATT_ATTHIZ2

#define FMC_PATT_ATTHIZ2_0

#define FMC_PATT_ATTHIZ2_1

#define FMC_PATT_ATTHIZ2_2

#define FMC_PATT_ATTHIZ2_3

#define FMC_PATT_ATTHIZ2_4

#define FMC_PATT_ATTHIZ2_5

#define FMC_PATT_ATTHIZ2_6

#define FMC_PATT_ATTHIZ2_7

Bit definition for FMC_ECCR register

#define FMC_ECCR_ECC2_Pos

#define FMC_ECCR_ECC2_Msk

#define FMC_ECCR_ECC2

Bit definition for FMC_SDCR1 register

#define FMC_SDCR1_NC_Pos

#define FMC_SDCR1_NC_Msk

#define FMC_SDCR1_NC

#define FMC_SDCR1_NC_0

#define FMC_SDCR1_NC_1

#define FMC_SDCR1_NR_Pos

#define FMC_SDCR1_NR_Msk

#define FMC_SDCR1_NR

#define FMC_SDCR1_NR_0

#define FMC_SDCR1_NR_1

#define FMC_SDCR1_MWID_Pos

#define FMC_SDCR1_MWID_Msk

#define FMC_SDCR1_MWID

#define FMC_SDCR1_MWID_0

#define FMC_SDCR1_MWID_1

#define FMC_SDCR1_NB_Pos

#define FMC_SDCR1_NB_Msk

#define FMC_SDCR1_NB

#define FMC_SDCR1_CAS_Pos

#define FMC_SDCR1_CAS_Msk

#define FMC_SDCR1_CAS

#define FMC_SDCR1_CAS_0

#define FMC_SDCR1_CAS_1

#define FMC_SDCR1_WP_Pos

#define FMC_SDCR1_WP_Msk

#define FMC_SDCR1_WP

#define FMC_SDCR1_SDCLK_Pos

#define FMC_SDCR1_SDCLK_Msk

#define FMC_SDCR1_SDCLK

#define FMC_SDCR1_SDCLK_0

#define FMC_SDCR1_SDCLK_1

#define FMC_SDCR1_RBURST_Pos

#define FMC_SDCR1_RBURST_Msk

#define FMC_SDCR1_RBURST

#define FMC_SDCR1_RPIPE_Pos

#define FMC_SDCR1_RPIPE_Msk

#define FMC_SDCR1_RPIPE

#define FMC_SDCR1_RPIPE_0

#define FMC_SDCR1_RPIPE_1

Bit definition for FMC_SDCR2 register

#define FMC_SDCR2_NC_Pos

#define FMC_SDCR2_NC_Msk

#define FMC_SDCR2_NC

#define FMC_SDCR2_NC_0

#define FMC_SDCR2_NC_1

#define FMC_SDCR2_NR_Pos

#define FMC_SDCR2_NR_Msk

#define FMC_SDCR2_NR

#define FMC_SDCR2_NR_0

#define FMC_SDCR2_NR_1

#define FMC_SDCR2_MWID_Pos

#define FMC_SDCR2_MWID_Msk

#define FMC_SDCR2_MWID

#define FMC_SDCR2_MWID_0

#define FMC_SDCR2_MWID_1

#define FMC_SDCR2_NB_Pos

#define FMC_SDCR2_NB_Msk

#define FMC_SDCR2_NB

#define FMC_SDCR2_CAS_Pos

#define FMC_SDCR2_CAS_Msk

#define FMC_SDCR2_CAS

#define FMC_SDCR2_CAS_0

#define FMC_SDCR2_CAS_1

#define FMC_SDCR2_WP_Pos

#define FMC_SDCR2_WP_Msk

#define FMC_SDCR2_WP

#define FMC_SDCR2_SDCLK_Pos

#define FMC_SDCR2_SDCLK_Msk

#define FMC_SDCR2_SDCLK

#define FMC_SDCR2_SDCLK_0

#define FMC_SDCR2_SDCLK_1

#define FMC_SDCR2_RBURST_Pos

#define FMC_SDCR2_RBURST_Msk

#define FMC_SDCR2_RBURST

#define FMC_SDCR2_RPIPE_Pos

#define FMC_SDCR2_RPIPE_Msk

#define FMC_SDCR2_RPIPE

#define FMC_SDCR2_RPIPE_0

#define FMC_SDCR2_RPIPE_1

Bit definition for FMC_SDTR1 register

#define FMC_SDTR1_TMRD_Pos

#define FMC_SDTR1_TMRD_Msk

#define FMC_SDTR1_TMRD

#define FMC_SDTR1_TMRD_0

#define FMC_SDTR1_TMRD_1

#define FMC_SDTR1_TMRD_2

#define FMC_SDTR1_TMRD_3

#define FMC_SDTR1_TXSR_Pos

#define FMC_SDTR1_TXSR_Msk

#define FMC_SDTR1_TXSR

#define FMC_SDTR1_TXSR_0

#define FMC_SDTR1_TXSR_1

#define FMC_SDTR1_TXSR_2

#define FMC_SDTR1_TXSR_3

#define FMC_SDTR1_TRAS_Pos

#define FMC_SDTR1_TRAS_Msk

#define FMC_SDTR1_TRAS

#define FMC_SDTR1_TRAS_0

#define FMC_SDTR1_TRAS_1

#define FMC_SDTR1_TRAS_2

#define FMC_SDTR1_TRAS_3

#define FMC_SDTR1_TRC_Pos

#define FMC_SDTR1_TRC_Msk

#define FMC_SDTR1_TRC

#define FMC_SDTR1_TRC_0

#define FMC_SDTR1_TRC_1

#define FMC_SDTR1_TRC_2

#define FMC_SDTR1_TWR_Pos

#define FMC_SDTR1_TWR_Msk

#define FMC_SDTR1_TWR

#define FMC_SDTR1_TWR_0

#define FMC_SDTR1_TWR_1

#define FMC_SDTR1_TWR_2

#define FMC_SDTR1_TRP_Pos

#define FMC_SDTR1_TRP_Msk

#define FMC_SDTR1_TRP

#define FMC_SDTR1_TRP_0

#define FMC_SDTR1_TRP_1

#define FMC_SDTR1_TRP_2

#define FMC_SDTR1_TRCD_Pos

#define FMC_SDTR1_TRCD_Msk

#define FMC_SDTR1_TRCD

#define FMC_SDTR1_TRCD_0

#define FMC_SDTR1_TRCD_1

#define FMC_SDTR1_TRCD_2

Bit definition for FMC_SDTR2 register

#define FMC_SDTR2_TMRD_Pos

#define FMC_SDTR2_TMRD_Msk

#define FMC_SDTR2_TMRD

#define FMC_SDTR2_TMRD_0

#define FMC_SDTR2_TMRD_1

#define FMC_SDTR2_TMRD_2

#define FMC_SDTR2_TMRD_3

#define FMC_SDTR2_TXSR_Pos

#define FMC_SDTR2_TXSR_Msk

#define FMC_SDTR2_TXSR

#define FMC_SDTR2_TXSR_0

#define FMC_SDTR2_TXSR_1

#define FMC_SDTR2_TXSR_2

#define FMC_SDTR2_TXSR_3

#define FMC_SDTR2_TRAS_Pos

#define FMC_SDTR2_TRAS_Msk

#define FMC_SDTR2_TRAS

#define FMC_SDTR2_TRAS_0

#define FMC_SDTR2_TRAS_1

#define FMC_SDTR2_TRAS_2

#define FMC_SDTR2_TRAS_3

#define FMC_SDTR2_TRC_Pos

#define FMC_SDTR2_TRC_Msk

#define FMC_SDTR2_TRC

#define FMC_SDTR2_TRC_0

#define FMC_SDTR2_TRC_1

#define FMC_SDTR2_TRC_2

#define FMC_SDTR2_TWR_Pos

#define FMC_SDTR2_TWR_Msk

#define FMC_SDTR2_TWR

#define FMC_SDTR2_TWR_0

#define FMC_SDTR2_TWR_1

#define FMC_SDTR2_TWR_2

#define FMC_SDTR2_TRP_Pos

#define FMC_SDTR2_TRP_Msk

#define FMC_SDTR2_TRP

#define FMC_SDTR2_TRP_0

#define FMC_SDTR2_TRP_1

#define FMC_SDTR2_TRP_2

#define FMC_SDTR2_TRCD_Pos

#define FMC_SDTR2_TRCD_Msk

#define FMC_SDTR2_TRCD

#define FMC_SDTR2_TRCD_0

#define FMC_SDTR2_TRCD_1

#define FMC_SDTR2_TRCD_2

Bit definition for FMC_SDCMR register

#define FMC_SDCMR_MODE_Pos

#define FMC_SDCMR_MODE_Msk

#define FMC_SDCMR_MODE

#define FMC_SDCMR_MODE_0

#define FMC_SDCMR_MODE_1

#define FMC_SDCMR_MODE_2

#define FMC_SDCMR_CTB2_Pos

#define FMC_SDCMR_CTB2_Msk

#define FMC_SDCMR_CTB2

#define FMC_SDCMR_CTB1_Pos

#define FMC_SDCMR_CTB1_Msk

#define FMC_SDCMR_CTB1

#define FMC_SDCMR_NRFS_Pos

#define FMC_SDCMR_NRFS_Msk

#define FMC_SDCMR_NRFS

#define FMC_SDCMR_NRFS_0

#define FMC_SDCMR_NRFS_1

#define FMC_SDCMR_NRFS_2

#define FMC_SDCMR_NRFS_3

#define FMC_SDCMR_MRD_Pos

#define FMC_SDCMR_MRD_Msk

#define FMC_SDCMR_MRD

Bit definition for FMC_SDRTR register

#define FMC_SDRTR_CRE_Pos

#define FMC_SDRTR_CRE_Msk

#define FMC_SDRTR_CRE

#define FMC_SDRTR_COUNT_Pos

#define FMC_SDRTR_COUNT_Msk

#define FMC_SDRTR_COUNT

#define FMC_SDRTR_REIE_Pos

#define FMC_SDRTR_REIE_Msk

#define FMC_SDRTR_REIE

Bit definition for FMC_SDSR register

#define FMC_SDSR_RE_Pos

#define FMC_SDSR_RE_Msk

#define FMC_SDSR_RE

#define FMC_SDSR_MODES1_Pos

#define FMC_SDSR_MODES1_Msk

#define FMC_SDSR_MODES1

#define FMC_SDSR_MODES1_0

#define FMC_SDSR_MODES1_1

#define FMC_SDSR_MODES2_Pos

#define FMC_SDSR_MODES2_Msk

#define FMC_SDSR_MODES2

#define FMC_SDSR_MODES2_0

#define FMC_SDSR_MODES2_1

#define FMC_SDSR_BUSY_Pos

#define FMC_SDSR_BUSY_Msk

#define FMC_SDSR_BUSY

...

Bits definition for GPIO_MODER register

#define GPIO_MODER_MODER0_Pos

#define GPIO_MODER_MODER0_Msk

#define GPIO_MODER_MODER0

#define GPIO_MODER_MODER0_0

#define GPIO_MODER_MODER0_1

#define GPIO_MODER_MODER1_Pos

#define GPIO_MODER_MODER1_Msk

#define GPIO_MODER_MODER1

#define GPIO_MODER_MODER1_0

#define GPIO_MODER_MODER1_1

#define GPIO_MODER_MODER2_Pos

#define GPIO_MODER_MODER2_Msk

#define GPIO_MODER_MODER2

#define GPIO_MODER_MODER2_0

#define GPIO_MODER_MODER2_1

#define GPIO_MODER_MODER3_Pos

#define GPIO_MODER_MODER3_Msk

#define GPIO_MODER_MODER3

#define GPIO_MODER_MODER3_0

#define GPIO_MODER_MODER3_1

#define GPIO_MODER_MODER4_Pos

#define GPIO_MODER_MODER4_Msk

#define GPIO_MODER_MODER4

#define GPIO_MODER_MODER4_0

#define GPIO_MODER_MODER4_1

#define GPIO_MODER_MODER5_Pos

#define GPIO_MODER_MODER5_Msk

#define GPIO_MODER_MODER5

#define GPIO_MODER_MODER5_0

#define GPIO_MODER_MODER5_1

#define GPIO_MODER_MODER6_Pos

#define GPIO_MODER_MODER6_Msk

#define GPIO_MODER_MODER6

#define GPIO_MODER_MODER6_0

#define GPIO_MODER_MODER6_1

#define GPIO_MODER_MODER7_Pos

#define GPIO_MODER_MODER7_Msk

#define GPIO_MODER_MODER7

#define GPIO_MODER_MODER7_0

#define GPIO_MODER_MODER7_1

#define GPIO_MODER_MODER8_Pos

#define GPIO_MODER_MODER8_Msk

#define GPIO_MODER_MODER8

#define GPIO_MODER_MODER8_0

#define GPIO_MODER_MODER8_1

#define GPIO_MODER_MODER9_Pos

#define GPIO_MODER_MODER9_Msk

#define GPIO_MODER_MODER9

#define GPIO_MODER_MODER9_0

#define GPIO_MODER_MODER9_1

#define GPIO_MODER_MODER10_Pos

#define GPIO_MODER_MODER10_Msk

#define GPIO_MODER_MODER10

#define GPIO_MODER_MODER10_0

#define GPIO_MODER_MODER10_1

#define GPIO_MODER_MODER11_Pos

#define GPIO_MODER_MODER11_Msk

#define GPIO_MODER_MODER11

#define GPIO_MODER_MODER11_0

#define GPIO_MODER_MODER11_1

#define GPIO_MODER_MODER12_Pos

#define GPIO_MODER_MODER12_Msk

#define GPIO_MODER_MODER12

#define GPIO_MODER_MODER12_0

#define GPIO_MODER_MODER12_1

#define GPIO_MODER_MODER13_Pos

#define GPIO_MODER_MODER13_Msk

#define GPIO_MODER_MODER13

#define GPIO_MODER_MODER13_0

#define GPIO_MODER_MODER13_1

#define GPIO_MODER_MODER14_Pos

#define GPIO_MODER_MODER14_Msk

#define GPIO_MODER_MODER14

#define GPIO_MODER_MODER14_0

#define GPIO_MODER_MODER14_1

#define GPIO_MODER_MODER15_Pos

#define GPIO_MODER_MODER15_Msk

#define GPIO_MODER_MODER15

#define GPIO_MODER_MODER15_0

#define GPIO_MODER_MODER15_1

#define GPIO_MODER_MODE0_Pos

#define GPIO_MODER_MODE0_Msk

#define GPIO_MODER_MODE0

#define GPIO_MODER_MODE0_0

#define GPIO_MODER_MODE0_1

#define GPIO_MODER_MODE1_Pos

#define GPIO_MODER_MODE1_Msk

#define GPIO_MODER_MODE1

#define GPIO_MODER_MODE1_0

#define GPIO_MODER_MODE1_1

#define GPIO_MODER_MODE2_Pos

#define GPIO_MODER_MODE2_Msk

#define GPIO_MODER_MODE2

#define GPIO_MODER_MODE2_0

#define GPIO_MODER_MODE2_1

#define GPIO_MODER_MODE3_Pos

#define GPIO_MODER_MODE3_Msk

#define GPIO_MODER_MODE3

#define GPIO_MODER_MODE3_0

#define GPIO_MODER_MODE3_1

#define GPIO_MODER_MODE4_Pos

#define GPIO_MODER_MODE4_Msk

#define GPIO_MODER_MODE4

#define GPIO_MODER_MODE4_0

#define GPIO_MODER_MODE4_1

#define GPIO_MODER_MODE5_Pos

#define GPIO_MODER_MODE5_Msk

#define GPIO_MODER_MODE5

#define GPIO_MODER_MODE5_0

#define GPIO_MODER_MODE5_1

#define GPIO_MODER_MODE6_Pos

#define GPIO_MODER_MODE6_Msk

#define GPIO_MODER_MODE6

#define GPIO_MODER_MODE6_0

#define GPIO_MODER_MODE6_1

#define GPIO_MODER_MODE7_Pos

#define GPIO_MODER_MODE7_Msk

#define GPIO_MODER_MODE7

#define GPIO_MODER_MODE7_0

#define GPIO_MODER_MODE7_1

#define GPIO_MODER_MODE8_Pos

#define GPIO_MODER_MODE8_Msk

#define GPIO_MODER_MODE8

#define GPIO_MODER_MODE8_0

#define GPIO_MODER_MODE8_1

#define GPIO_MODER_MODE9_Pos

#define GPIO_MODER_MODE9_Msk

#define GPIO_MODER_MODE9

#define GPIO_MODER_MODE9_0

#define GPIO_MODER_MODE9_1

#define GPIO_MODER_MODE10_Pos

#define GPIO_MODER_MODE10_Msk

#define GPIO_MODER_MODE10

#define GPIO_MODER_MODE10_0

#define GPIO_MODER_MODE10_1

#define GPIO_MODER_MODE11_Pos

#define GPIO_MODER_MODE11_Msk

#define GPIO_MODER_MODE11

#define GPIO_MODER_MODE11_0

#define GPIO_MODER_MODE11_1

#define GPIO_MODER_MODE12_Pos

#define GPIO_MODER_MODE12_Msk

#define GPIO_MODER_MODE12

#define GPIO_MODER_MODE12_0

#define GPIO_MODER_MODE12_1

#define GPIO_MODER_MODE13_Pos

#define GPIO_MODER_MODE13_Msk

#define GPIO_MODER_MODE13

#define GPIO_MODER_MODE13_0

#define GPIO_MODER_MODE13_1

#define GPIO_MODER_MODE14_Pos

#define GPIO_MODER_MODE14_Msk

#define GPIO_MODER_MODE14

#define GPIO_MODER_MODE14_0

#define GPIO_MODER_MODE14_1

#define GPIO_MODER_MODE15_Pos

#define GPIO_MODER_MODE15_Msk

#define GPIO_MODER_MODE15

#define GPIO_MODER_MODE15_0

#define GPIO_MODER_MODE15_1

Bits definition for GPIO_OTYPER register

#define GPIO_OTYPER_OT0_Pos

#define GPIO_OTYPER_OT0_Msk

#define GPIO_OTYPER_OT0

#define GPIO_OTYPER_OT1_Pos

#define GPIO_OTYPER_OT1_Msk

#define GPIO_OTYPER_OT1

#define GPIO_OTYPER_OT2_Pos

#define GPIO_OTYPER_OT2_Msk

#define GPIO_OTYPER_OT2

#define GPIO_OTYPER_OT3_Pos

#define GPIO_OTYPER_OT3_Msk

#define GPIO_OTYPER_OT3

#define GPIO_OTYPER_OT4_Pos

#define GPIO_OTYPER_OT4_Msk

#define GPIO_OTYPER_OT4

#define GPIO_OTYPER_OT5_Pos

#define GPIO_OTYPER_OT5_Msk

#define GPIO_OTYPER_OT5

#define GPIO_OTYPER_OT6_Pos

#define GPIO_OTYPER_OT6_Msk

#define GPIO_OTYPER_OT6

#define GPIO_OTYPER_OT7_Pos

#define GPIO_OTYPER_OT7_Msk

#define GPIO_OTYPER_OT7

#define GPIO_OTYPER_OT8_Pos

#define GPIO_OTYPER_OT8_Msk

#define GPIO_OTYPER_OT8

#define GPIO_OTYPER_OT9_Pos

#define GPIO_OTYPER_OT9_Msk

#define GPIO_OTYPER_OT9

#define GPIO_OTYPER_OT10_Pos

#define GPIO_OTYPER_OT10_Msk

#define GPIO_OTYPER_OT10

#define GPIO_OTYPER_OT11_Pos

#define GPIO_OTYPER_OT11_Msk

#define GPIO_OTYPER_OT11

#define GPIO_OTYPER_OT12_Pos

#define GPIO_OTYPER_OT12_Msk

#define GPIO_OTYPER_OT12

#define GPIO_OTYPER_OT13_Pos

#define GPIO_OTYPER_OT13_Msk

#define GPIO_OTYPER_OT13

#define GPIO_OTYPER_OT14_Pos

#define GPIO_OTYPER_OT14_Msk

#define GPIO_OTYPER_OT14

#define GPIO_OTYPER_OT15_Pos

#define GPIO_OTYPER_OT15_Msk

#define GPIO_OTYPER_OT15

#define GPIO_OTYPER_OT_0

#define GPIO_OTYPER_OT_1

#define GPIO_OTYPER_OT_2

#define GPIO_OTYPER_OT_3

#define GPIO_OTYPER_OT_4

#define GPIO_OTYPER_OT_5

#define GPIO_OTYPER_OT_6

#define GPIO_OTYPER_OT_7

#define GPIO_OTYPER_OT_8

#define GPIO_OTYPER_OT_9

#define GPIO_OTYPER_OT_10

#define GPIO_OTYPER_OT_11

#define GPIO_OTYPER_OT_12

#define GPIO_OTYPER_OT_13

#define GPIO_OTYPER_OT_14

#define GPIO_OTYPER_OT_15

Bits definition for GPIO_OSPEEDR register

#define GPIO_OSPEEDR_OSPEED0_Pos

#define GPIO_OSPEEDR_OSPEED0_Msk

#define GPIO_OSPEEDR_OSPEED0

#define GPIO_OSPEEDR_OSPEED0_0

#define GPIO_OSPEEDR_OSPEED0_1

#define GPIO_OSPEEDR_OSPEED1_Pos

#define GPIO_OSPEEDR_OSPEED1_Msk

#define GPIO_OSPEEDR_OSPEED1

#define GPIO_OSPEEDR_OSPEED1_0

#define GPIO_OSPEEDR_OSPEED1_1

#define GPIO_OSPEEDR_OSPEED2_Pos

#define GPIO_OSPEEDR_OSPEED2_Msk

#define GPIO_OSPEEDR_OSPEED2

#define GPIO_OSPEEDR_OSPEED2_0

#define GPIO_OSPEEDR_OSPEED2_1

#define GPIO_OSPEEDR_OSPEED3_Pos

#define GPIO_OSPEEDR_OSPEED3_Msk

#define GPIO_OSPEEDR_OSPEED3

#define GPIO_OSPEEDR_OSPEED3_0

#define GPIO_OSPEEDR_OSPEED3_1

#define GPIO_OSPEEDR_OSPEED4_Pos

#define GPIO_OSPEEDR_OSPEED4_Msk

#define GPIO_OSPEEDR_OSPEED4

#define GPIO_OSPEEDR_OSPEED4_0

#define GPIO_OSPEEDR_OSPEED4_1

#define GPIO_OSPEEDR_OSPEED5_Pos

#define GPIO_OSPEEDR_OSPEED5_Msk

#define GPIO_OSPEEDR_OSPEED5

#define GPIO_OSPEEDR_OSPEED5_0

#define GPIO_OSPEEDR_OSPEED5_1

#define GPIO_OSPEEDR_OSPEED6_Pos

#define GPIO_OSPEEDR_OSPEED6_Msk

#define GPIO_OSPEEDR_OSPEED6

#define GPIO_OSPEEDR_OSPEED6_0

#define GPIO_OSPEEDR_OSPEED6_1

#define GPIO_OSPEEDR_OSPEED7_Pos

#define GPIO_OSPEEDR_OSPEED7_Msk

#define GPIO_OSPEEDR_OSPEED7

#define GPIO_OSPEEDR_OSPEED7_0

#define GPIO_OSPEEDR_OSPEED7_1

#define GPIO_OSPEEDR_OSPEED8_Pos

#define GPIO_OSPEEDR_OSPEED8_Msk

#define GPIO_OSPEEDR_OSPEED8

#define GPIO_OSPEEDR_OSPEED8_0

#define GPIO_OSPEEDR_OSPEED8_1

#define GPIO_OSPEEDR_OSPEED9_Pos

#define GPIO_OSPEEDR_OSPEED9_Msk

#define GPIO_OSPEEDR_OSPEED9

#define GPIO_OSPEEDR_OSPEED9_0

#define GPIO_OSPEEDR_OSPEED9_1

#define GPIO_OSPEEDR_OSPEED10_Pos

#define GPIO_OSPEEDR_OSPEED10_Msk

#define GPIO_OSPEEDR_OSPEED10

#define GPIO_OSPEEDR_OSPEED10_0

#define GPIO_OSPEEDR_OSPEED10_1

#define GPIO_OSPEEDR_OSPEED11_Pos

#define GPIO_OSPEEDR_OSPEED11_Msk

#define GPIO_OSPEEDR_OSPEED11

#define GPIO_OSPEEDR_OSPEED11_0

#define GPIO_OSPEEDR_OSPEED11_1

#define GPIO_OSPEEDR_OSPEED12_Pos

#define GPIO_OSPEEDR_OSPEED12_Msk

#define GPIO_OSPEEDR_OSPEED12

#define GPIO_OSPEEDR_OSPEED12_0

#define GPIO_OSPEEDR_OSPEED12_1

#define GPIO_OSPEEDR_OSPEED13_Pos

#define GPIO_OSPEEDR_OSPEED13_Msk

#define GPIO_OSPEEDR_OSPEED13

#define GPIO_OSPEEDR_OSPEED13_0

#define GPIO_OSPEEDR_OSPEED13_1

#define GPIO_OSPEEDR_OSPEED14_Pos

#define GPIO_OSPEEDR_OSPEED14_Msk

#define GPIO_OSPEEDR_OSPEED14

#define GPIO_OSPEEDR_OSPEED14_0

#define GPIO_OSPEEDR_OSPEED14_1

#define GPIO_OSPEEDR_OSPEED15_Pos

#define GPIO_OSPEEDR_OSPEED15_Msk

#define GPIO_OSPEEDR_OSPEED15

#define GPIO_OSPEEDR_OSPEED15_0

#define GPIO_OSPEEDR_OSPEED15_1

#define GPIO_OSPEEDER_OSPEEDR0

#define GPIO_OSPEEDER_OSPEEDR0_0

#define GPIO_OSPEEDER_OSPEEDR0_1

#define GPIO_OSPEEDER_OSPEEDR1

#define GPIO_OSPEEDER_OSPEEDR1_0

#define GPIO_OSPEEDER_OSPEEDR1_1

#define GPIO_OSPEEDER_OSPEEDR2

#define GPIO_OSPEEDER_OSPEEDR2_0

#define GPIO_OSPEEDER_OSPEEDR2_1

#define GPIO_OSPEEDER_OSPEEDR3

#define GPIO_OSPEEDER_OSPEEDR3_0

#define GPIO_OSPEEDER_OSPEEDR3_1

#define GPIO_OSPEEDER_OSPEEDR4

#define GPIO_OSPEEDER_OSPEEDR4_0

#define GPIO_OSPEEDER_OSPEEDR4_1

#define GPIO_OSPEEDER_OSPEEDR5

#define GPIO_OSPEEDER_OSPEEDR5_0

#define GPIO_OSPEEDER_OSPEEDR5_1

#define GPIO_OSPEEDER_OSPEEDR6

#define GPIO_OSPEEDER_OSPEEDR6_0

#define GPIO_OSPEEDER_OSPEEDR6_1

#define GPIO_OSPEEDER_OSPEEDR7

#define GPIO_OSPEEDER_OSPEEDR7_0

#define GPIO_OSPEEDER_OSPEEDR7_1

#define GPIO_OSPEEDER_OSPEEDR8

#define GPIO_OSPEEDER_OSPEEDR8_0

#define GPIO_OSPEEDER_OSPEEDR8_1

#define GPIO_OSPEEDER_OSPEEDR9

#define GPIO_OSPEEDER_OSPEEDR9_0

#define GPIO_OSPEEDER_OSPEEDR9_1

#define GPIO_OSPEEDER_OSPEEDR10

#define GPIO_OSPEEDER_OSPEEDR10_0

#define GPIO_OSPEEDER_OSPEEDR10_1

#define GPIO_OSPEEDER_OSPEEDR11

#define GPIO_OSPEEDER_OSPEEDR11_0

#define GPIO_OSPEEDER_OSPEEDR11_1

#define GPIO_OSPEEDER_OSPEEDR12

#define GPIO_OSPEEDER_OSPEEDR12_0

#define GPIO_OSPEEDER_OSPEEDR12_1

#define GPIO_OSPEEDER_OSPEEDR13

#define GPIO_OSPEEDER_OSPEEDR13_0

#define GPIO_OSPEEDER_OSPEEDR13_1

#define GPIO_OSPEEDER_OSPEEDR14

#define GPIO_OSPEEDER_OSPEEDR14_0

#define GPIO_OSPEEDER_OSPEEDR14_1

#define GPIO_OSPEEDER_OSPEEDR15

#define GPIO_OSPEEDER_OSPEEDR15_0

#define GPIO_OSPEEDER_OSPEEDR15_1

Bits definition for GPIO_PUPDR register

#define GPIO_PUPDR_PUPD0_Pos

#define GPIO_PUPDR_PUPD0_Msk

#define GPIO_PUPDR_PUPD0

#define GPIO_PUPDR_PUPD0_0

#define GPIO_PUPDR_PUPD0_1

#define GPIO_PUPDR_PUPD1_Pos

#define GPIO_PUPDR_PUPD1_Msk

#define GPIO_PUPDR_PUPD1

#define GPIO_PUPDR_PUPD1_0

#define GPIO_PUPDR_PUPD1_1

#define GPIO_PUPDR_PUPD2_Pos

#define GPIO_PUPDR_PUPD2_Msk

#define GPIO_PUPDR_PUPD2

#define GPIO_PUPDR_PUPD2_0

#define GPIO_PUPDR_PUPD2_1

#define GPIO_PUPDR_PUPD3_Pos

#define GPIO_PUPDR_PUPD3_Msk

#define GPIO_PUPDR_PUPD3

#define GPIO_PUPDR_PUPD3_0

#define GPIO_PUPDR_PUPD3_1

#define GPIO_PUPDR_PUPD4_Pos

#define GPIO_PUPDR_PUPD4_Msk

#define GPIO_PUPDR_PUPD4

#define GPIO_PUPDR_PUPD4_0

#define GPIO_PUPDR_PUPD4_1

#define GPIO_PUPDR_PUPD5_Pos

#define GPIO_PUPDR_PUPD5_Msk

#define GPIO_PUPDR_PUPD5

#define GPIO_PUPDR_PUPD5_0

#define GPIO_PUPDR_PUPD5_1

#define GPIO_PUPDR_PUPD6_Pos

#define GPIO_PUPDR_PUPD6_Msk

#define GPIO_PUPDR_PUPD6

#define GPIO_PUPDR_PUPD6_0

#define GPIO_PUPDR_PUPD6_1

#define GPIO_PUPDR_PUPD7_Pos

#define GPIO_PUPDR_PUPD7_Msk

#define GPIO_PUPDR_PUPD7

#define GPIO_PUPDR_PUPD7_0

#define GPIO_PUPDR_PUPD7_1

#define GPIO_PUPDR_PUPD8_Pos

#define GPIO_PUPDR_PUPD8_Msk

#define GPIO_PUPDR_PUPD8

#define GPIO_PUPDR_PUPD8_0

#define GPIO_PUPDR_PUPD8_1

#define GPIO_PUPDR_PUPD9_Pos

#define GPIO_PUPDR_PUPD9_Msk

#define GPIO_PUPDR_PUPD9

#define GPIO_PUPDR_PUPD9_0

#define GPIO_PUPDR_PUPD9_1

#define GPIO_PUPDR_PUPD10_Pos

#define GPIO_PUPDR_PUPD10_Msk

#define GPIO_PUPDR_PUPD10

#define GPIO_PUPDR_PUPD10_0

#define GPIO_PUPDR_PUPD10_1

#define GPIO_PUPDR_PUPD11_Pos

#define GPIO_PUPDR_PUPD11_Msk

#define GPIO_PUPDR_PUPD11

#define GPIO_PUPDR_PUPD11_0

#define GPIO_PUPDR_PUPD11_1

#define GPIO_PUPDR_PUPD12_Pos

#define GPIO_PUPDR_PUPD12_Msk

#define GPIO_PUPDR_PUPD12

#define GPIO_PUPDR_PUPD12_0

#define GPIO_PUPDR_PUPD12_1

#define GPIO_PUPDR_PUPD13_Pos

#define GPIO_PUPDR_PUPD13_Msk

#define GPIO_PUPDR_PUPD13

#define GPIO_PUPDR_PUPD13_0

#define GPIO_PUPDR_PUPD13_1

#define GPIO_PUPDR_PUPD14_Pos

#define GPIO_PUPDR_PUPD14_Msk

#define GPIO_PUPDR_PUPD14

#define GPIO_PUPDR_PUPD14_0

#define GPIO_PUPDR_PUPD14_1

#define GPIO_PUPDR_PUPD15_Pos

#define GPIO_PUPDR_PUPD15_Msk

#define GPIO_PUPDR_PUPD15

#define GPIO_PUPDR_PUPD15_0

#define GPIO_PUPDR_PUPD15_1

#define GPIO_PUPDR_PUPDR0

#define GPIO_PUPDR_PUPDR0_0

#define GPIO_PUPDR_PUPDR0_1

#define GPIO_PUPDR_PUPDR1

#define GPIO_PUPDR_PUPDR1_0

#define GPIO_PUPDR_PUPDR1_1

#define GPIO_PUPDR_PUPDR2

#define GPIO_PUPDR_PUPDR2_0

#define GPIO_PUPDR_PUPDR2_1

#define GPIO_PUPDR_PUPDR3

#define GPIO_PUPDR_PUPDR3_0

#define GPIO_PUPDR_PUPDR3_1

#define GPIO_PUPDR_PUPDR4

#define GPIO_PUPDR_PUPDR4_0

#define GPIO_PUPDR_PUPDR4_1

#define GPIO_PUPDR_PUPDR5

#define GPIO_PUPDR_PUPDR5_0

#define GPIO_PUPDR_PUPDR5_1

#define GPIO_PUPDR_PUPDR6

#define GPIO_PUPDR_PUPDR6_0

#define GPIO_PUPDR_PUPDR6_1

#define GPIO_PUPDR_PUPDR7

#define GPIO_PUPDR_PUPDR7_0

#define GPIO_PUPDR_PUPDR7_1

#define GPIO_PUPDR_PUPDR8

#define GPIO_PUPDR_PUPDR8_0

#define GPIO_PUPDR_PUPDR8_1

#define GPIO_PUPDR_PUPDR9

#define GPIO_PUPDR_PUPDR9_0

#define GPIO_PUPDR_PUPDR9_1

#define GPIO_PUPDR_PUPDR10

#define GPIO_PUPDR_PUPDR10_0

#define GPIO_PUPDR_PUPDR10_1

#define GPIO_PUPDR_PUPDR11

#define GPIO_PUPDR_PUPDR11_0

#define GPIO_PUPDR_PUPDR11_1

#define GPIO_PUPDR_PUPDR12

#define GPIO_PUPDR_PUPDR12_0

#define GPIO_PUPDR_PUPDR12_1

#define GPIO_PUPDR_PUPDR13

#define GPIO_PUPDR_PUPDR13_0

#define GPIO_PUPDR_PUPDR13_1

#define GPIO_PUPDR_PUPDR14

#define GPIO_PUPDR_PUPDR14_0

#define GPIO_PUPDR_PUPDR14_1

#define GPIO_PUPDR_PUPDR15

#define GPIO_PUPDR_PUPDR15_0

#define GPIO_PUPDR_PUPDR15_1

Bits definition for GPIO_IDR register

#define GPIO_IDR_ID0_Pos

#define GPIO_IDR_ID0_Msk

#define GPIO_IDR_ID0

#define GPIO_IDR_ID1_Pos

#define GPIO_IDR_ID1_Msk

#define GPIO_IDR_ID1

#define GPIO_IDR_ID2_Pos

#define GPIO_IDR_ID2_Msk

#define GPIO_IDR_ID2

#define GPIO_IDR_ID3_Pos

#define GPIO_IDR_ID3_Msk

#define GPIO_IDR_ID3

#define GPIO_IDR_ID4_Pos

#define GPIO_IDR_ID4_Msk

#define GPIO_IDR_ID4

#define GPIO_IDR_ID5_Pos

#define GPIO_IDR_ID5_Msk

#define GPIO_IDR_ID5

#define GPIO_IDR_ID6_Pos

#define GPIO_IDR_ID6_Msk

#define GPIO_IDR_ID6

#define GPIO_IDR_ID7_Pos

#define GPIO_IDR_ID7_Msk

#define GPIO_IDR_ID7

#define GPIO_IDR_ID8_Pos

#define GPIO_IDR_ID8_Msk

#define GPIO_IDR_ID8

#define GPIO_IDR_ID9_Pos

#define GPIO_IDR_ID9_Msk

#define GPIO_IDR_ID9

#define GPIO_IDR_ID10_Pos

#define GPIO_IDR_ID10_Msk

#define GPIO_IDR_ID10

#define GPIO_IDR_ID11_Pos

#define GPIO_IDR_ID11_Msk

#define GPIO_IDR_ID11

#define GPIO_IDR_ID12_Pos

#define GPIO_IDR_ID12_Msk

#define GPIO_IDR_ID12

#define GPIO_IDR_ID13_Pos

#define GPIO_IDR_ID13_Msk

#define GPIO_IDR_ID13

#define GPIO_IDR_ID14_Pos

#define GPIO_IDR_ID14_Msk

#define GPIO_IDR_ID14

#define GPIO_IDR_ID15_Pos

#define GPIO_IDR_ID15_Msk

#define GPIO_IDR_ID15

#define GPIO_IDR_IDR_0

#define GPIO_IDR_IDR_1

#define GPIO_IDR_IDR_2

#define GPIO_IDR_IDR_3

#define GPIO_IDR_IDR_4

#define GPIO_IDR_IDR_5

#define GPIO_IDR_IDR_6

#define GPIO_IDR_IDR_7

#define GPIO_IDR_IDR_8

#define GPIO_IDR_IDR_9

#define GPIO_IDR_IDR_10

#define GPIO_IDR_IDR_11

#define GPIO_IDR_IDR_12

#define GPIO_IDR_IDR_13

#define GPIO_IDR_IDR_14

#define GPIO_IDR_IDR_15

Bits definition for GPIO_ODR register

#define GPIO_ODR_OD0_Pos

#define GPIO_ODR_OD0_Msk

#define GPIO_ODR_OD0

#define GPIO_ODR_OD1_Pos

#define GPIO_ODR_OD1_Msk

#define GPIO_ODR_OD1

#define GPIO_ODR_OD2_Pos

#define GPIO_ODR_OD2_Msk

#define GPIO_ODR_OD2

#define GPIO_ODR_OD3_Pos

#define GPIO_ODR_OD3_Msk

#define GPIO_ODR_OD3

#define GPIO_ODR_OD4_Pos

#define GPIO_ODR_OD4_Msk

#define GPIO_ODR_OD4

#define GPIO_ODR_OD5_Pos

#define GPIO_ODR_OD5_Msk

#define GPIO_ODR_OD5

#define GPIO_ODR_OD6_Pos

#define GPIO_ODR_OD6_Msk

#define GPIO_ODR_OD6

#define GPIO_ODR_OD7_Pos

#define GPIO_ODR_OD7_Msk

#define GPIO_ODR_OD7

#define GPIO_ODR_OD8_Pos

#define GPIO_ODR_OD8_Msk

#define GPIO_ODR_OD8

#define GPIO_ODR_OD9_Pos

#define GPIO_ODR_OD9_Msk

#define GPIO_ODR_OD9

#define GPIO_ODR_OD10_Pos

#define GPIO_ODR_OD10_Msk

#define GPIO_ODR_OD10

#define GPIO_ODR_OD11_Pos

#define GPIO_ODR_OD11_Msk

#define GPIO_ODR_OD11

#define GPIO_ODR_OD12_Pos

#define GPIO_ODR_OD12_Msk

#define GPIO_ODR_OD12

#define GPIO_ODR_OD13_Pos

#define GPIO_ODR_OD13_Msk

#define GPIO_ODR_OD13

#define GPIO_ODR_OD14_Pos

#define GPIO_ODR_OD14_Msk

#define GPIO_ODR_OD14

#define GPIO_ODR_OD15_Pos

#define GPIO_ODR_OD15_Msk

#define GPIO_ODR_OD15

#define GPIO_ODR_ODR_0

#define GPIO_ODR_ODR_1

#define GPIO_ODR_ODR_2

#define GPIO_ODR_ODR_3

#define GPIO_ODR_ODR_4

#define GPIO_ODR_ODR_5

#define GPIO_ODR_ODR_6

#define GPIO_ODR_ODR_7

#define GPIO_ODR_ODR_8

#define GPIO_ODR_ODR_9

#define GPIO_ODR_ODR_10

#define GPIO_ODR_ODR_11

#define GPIO_ODR_ODR_12

#define GPIO_ODR_ODR_13

#define GPIO_ODR_ODR_14

#define GPIO_ODR_ODR_15

Bits definition for GPIO_BSRR register

#define GPIO_BSRR_BS0_Pos

#define GPIO_BSRR_BS0_Msk

#define GPIO_BSRR_BS0

#define GPIO_BSRR_BS1_Pos

#define GPIO_BSRR_BS1_Msk

#define GPIO_BSRR_BS1

#define GPIO_BSRR_BS2_Pos

#define GPIO_BSRR_BS2_Msk

#define GPIO_BSRR_BS2

#define GPIO_BSRR_BS3_Pos

#define GPIO_BSRR_BS3_Msk

#define GPIO_BSRR_BS3

#define GPIO_BSRR_BS4_Pos

#define GPIO_BSRR_BS4_Msk

#define GPIO_BSRR_BS4

#define GPIO_BSRR_BS5_Pos

#define GPIO_BSRR_BS5_Msk

#define GPIO_BSRR_BS5

#define GPIO_BSRR_BS6_Pos

#define GPIO_BSRR_BS6_Msk

#define GPIO_BSRR_BS6

#define GPIO_BSRR_BS7_Pos

#define GPIO_BSRR_BS7_Msk

#define GPIO_BSRR_BS7

#define GPIO_BSRR_BS8_Pos

#define GPIO_BSRR_BS8_Msk

#define GPIO_BSRR_BS8

#define GPIO_BSRR_BS9_Pos

#define GPIO_BSRR_BS9_Msk

#define GPIO_BSRR_BS9

#define GPIO_BSRR_BS10_Pos

#define GPIO_BSRR_BS10_Msk

#define GPIO_BSRR_BS10

#define GPIO_BSRR_BS11_Pos

#define GPIO_BSRR_BS11_Msk

#define GPIO_BSRR_BS11

#define GPIO_BSRR_BS12_Pos

#define GPIO_BSRR_BS12_Msk

#define GPIO_BSRR_BS12

#define GPIO_BSRR_BS13_Pos

#define GPIO_BSRR_BS13_Msk

#define GPIO_BSRR_BS13

#define GPIO_BSRR_BS14_Pos

#define GPIO_BSRR_BS14_Msk

#define GPIO_BSRR_BS14

#define GPIO_BSRR_BS15_Pos

#define GPIO_BSRR_BS15_Msk

#define GPIO_BSRR_BS15

#define GPIO_BSRR_BR0_Pos

#define GPIO_BSRR_BR0_Msk

#define GPIO_BSRR_BR0

#define GPIO_BSRR_BR1_Pos

#define GPIO_BSRR_BR1_Msk

#define GPIO_BSRR_BR1

#define GPIO_BSRR_BR2_Pos

#define GPIO_BSRR_BR2_Msk

#define GPIO_BSRR_BR2

#define GPIO_BSRR_BR3_Pos

#define GPIO_BSRR_BR3_Msk

#define GPIO_BSRR_BR3

#define GPIO_BSRR_BR4_Pos

#define GPIO_BSRR_BR4_Msk

#define GPIO_BSRR_BR4

#define GPIO_BSRR_BR5_Pos

#define GPIO_BSRR_BR5_Msk

#define GPIO_BSRR_BR5

#define GPIO_BSRR_BR6_Pos

#define GPIO_BSRR_BR6_Msk

#define GPIO_BSRR_BR6

#define GPIO_BSRR_BR7_Pos

#define GPIO_BSRR_BR7_Msk

#define GPIO_BSRR_BR7

#define GPIO_BSRR_BR8_Pos

#define GPIO_BSRR_BR8_Msk

#define GPIO_BSRR_BR8

#define GPIO_BSRR_BR9_Pos

#define GPIO_BSRR_BR9_Msk

#define GPIO_BSRR_BR9

#define GPIO_BSRR_BR10_Pos

#define GPIO_BSRR_BR10_Msk

#define GPIO_BSRR_BR10

#define GPIO_BSRR_BR11_Pos

#define GPIO_BSRR_BR11_Msk

#define GPIO_BSRR_BR11

#define GPIO_BSRR_BR12_Pos

#define GPIO_BSRR_BR12_Msk

#define GPIO_BSRR_BR12

#define GPIO_BSRR_BR13_Pos

#define GPIO_BSRR_BR13_Msk

#define GPIO_BSRR_BR13

#define GPIO_BSRR_BR14_Pos

#define GPIO_BSRR_BR14_Msk

#define GPIO_BSRR_BR14

#define GPIO_BSRR_BR15_Pos

#define GPIO_BSRR_BR15_Msk

#define GPIO_BSRR_BR15

#define GPIO_BSRR_BS_0

#define GPIO_BSRR_BS_1

#define GPIO_BSRR_BS_2

#define GPIO_BSRR_BS_3

#define GPIO_BSRR_BS_4

#define GPIO_BSRR_BS_5

#define GPIO_BSRR_BS_6

#define GPIO_BSRR_BS_7

#define GPIO_BSRR_BS_8

#define GPIO_BSRR_BS_9

#define GPIO_BSRR_BS_10

#define GPIO_BSRR_BS_11

#define GPIO_BSRR_BS_12

#define GPIO_BSRR_BS_13

#define GPIO_BSRR_BS_14

#define GPIO_BSRR_BS_15

#define GPIO_BSRR_BR_0

#define GPIO_BSRR_BR_1

#define GPIO_BSRR_BR_2

#define GPIO_BSRR_BR_3

#define GPIO_BSRR_BR_4

#define GPIO_BSRR_BR_5

#define GPIO_BSRR_BR_6

#define GPIO_BSRR_BR_7

#define GPIO_BSRR_BR_8

#define GPIO_BSRR_BR_9

#define GPIO_BSRR_BR_10

#define GPIO_BSRR_BR_11

#define GPIO_BSRR_BR_12

#define GPIO_BSRR_BR_13

#define GPIO_BSRR_BR_14

#define GPIO_BSRR_BR_15

#define GPIO_BRR_BR0

#define GPIO_BRR_BR0_Pos

#define GPIO_BRR_BR0_Msk

#define GPIO_BRR_BR1

#define GPIO_BRR_BR1_Pos

#define GPIO_BRR_BR1_Msk

#define GPIO_BRR_BR2

#define GPIO_BRR_BR2_Pos

#define GPIO_BRR_BR2_Msk

#define GPIO_BRR_BR3

#define GPIO_BRR_BR3_Pos

#define GPIO_BRR_BR3_Msk

#define GPIO_BRR_BR4

#define GPIO_BRR_BR4_Pos

#define GPIO_BRR_BR4_Msk

#define GPIO_BRR_BR5

#define GPIO_BRR_BR5_Pos

#define GPIO_BRR_BR5_Msk

#define GPIO_BRR_BR6

#define GPIO_BRR_BR6_Pos

#define GPIO_BRR_BR6_Msk

#define GPIO_BRR_BR7

#define GPIO_BRR_BR7_Pos

#define GPIO_BRR_BR7_Msk

#define GPIO_BRR_BR8

#define GPIO_BRR_BR8_Pos

#define GPIO_BRR_BR8_Msk

#define GPIO_BRR_BR9

#define GPIO_BRR_BR9_Pos

#define GPIO_BRR_BR9_Msk

#define GPIO_BRR_BR10

#define GPIO_BRR_BR10_Pos

#define GPIO_BRR_BR10_Msk

#define GPIO_BRR_BR11

#define GPIO_BRR_BR11_Pos

#define GPIO_BRR_BR11_Msk

#define GPIO_BRR_BR12

#define GPIO_BRR_BR12_Pos

#define GPIO_BRR_BR12_Msk

#define GPIO_BRR_BR13

#define GPIO_BRR_BR13_Pos

#define GPIO_BRR_BR13_Msk

#define GPIO_BRR_BR14

#define GPIO_BRR_BR14_Pos

#define GPIO_BRR_BR14_Msk

#define GPIO_BRR_BR15

#define GPIO_BRR_BR15_Pos

#define GPIO_BRR_BR15_Msk

Bit definition for GPIO_LCKR register

#define GPIO_LCKR_LCK0_Pos

#define GPIO_LCKR_LCK0_Msk

#define GPIO_LCKR_LCK0

#define GPIO_LCKR_LCK1_Pos

#define GPIO_LCKR_LCK1_Msk

#define GPIO_LCKR_LCK1

#define GPIO_LCKR_LCK2_Pos

#define GPIO_LCKR_LCK2_Msk

#define GPIO_LCKR_LCK2

#define GPIO_LCKR_LCK3_Pos

#define GPIO_LCKR_LCK3_Msk

#define GPIO_LCKR_LCK3

#define GPIO_LCKR_LCK4_Pos

#define GPIO_LCKR_LCK4_Msk

#define GPIO_LCKR_LCK4

#define GPIO_LCKR_LCK5_Pos

#define GPIO_LCKR_LCK5_Msk

#define GPIO_LCKR_LCK5

#define GPIO_LCKR_LCK6_Pos

#define GPIO_LCKR_LCK6_Msk

#define GPIO_LCKR_LCK6

#define GPIO_LCKR_LCK7_Pos

#define GPIO_LCKR_LCK7_Msk

#define GPIO_LCKR_LCK7

#define GPIO_LCKR_LCK8_Pos

#define GPIO_LCKR_LCK8_Msk

#define GPIO_LCKR_LCK8

#define GPIO_LCKR_LCK9_Pos

#define GPIO_LCKR_LCK9_Msk

#define GPIO_LCKR_LCK9

#define GPIO_LCKR_LCK10_Pos

#define GPIO_LCKR_LCK10_Msk

#define GPIO_LCKR_LCK10

#define GPIO_LCKR_LCK11_Pos

#define GPIO_LCKR_LCK11_Msk

#define GPIO_LCKR_LCK11

#define GPIO_LCKR_LCK12_Pos

#define GPIO_LCKR_LCK12_Msk

#define GPIO_LCKR_LCK12

#define GPIO_LCKR_LCK13_Pos

#define GPIO_LCKR_LCK13_Msk

#define GPIO_LCKR_LCK13

#define GPIO_LCKR_LCK14_Pos

#define GPIO_LCKR_LCK14_Msk

#define GPIO_LCKR_LCK14

#define GPIO_LCKR_LCK15_Pos

#define GPIO_LCKR_LCK15_Msk

#define GPIO_LCKR_LCK15

#define GPIO_LCKR_LCKK_Pos

#define GPIO_LCKR_LCKK_Msk

#define GPIO_LCKR_LCKK

Bit definition for GPIO_AFRL register

#define GPIO_AFRL_AFSEL0_Pos

#define GPIO_AFRL_AFSEL0_Msk

#define GPIO_AFRL_AFSEL0

#define GPIO_AFRL_AFSEL0_0

#define GPIO_AFRL_AFSEL0_1

#define GPIO_AFRL_AFSEL0_2

#define GPIO_AFRL_AFSEL0_3

#define GPIO_AFRL_AFSEL1_Pos

#define GPIO_AFRL_AFSEL1_Msk

#define GPIO_AFRL_AFSEL1

#define GPIO_AFRL_AFSEL1_0

#define GPIO_AFRL_AFSEL1_1

#define GPIO_AFRL_AFSEL1_2

#define GPIO_AFRL_AFSEL1_3

#define GPIO_AFRL_AFSEL2_Pos

#define GPIO_AFRL_AFSEL2_Msk

#define GPIO_AFRL_AFSEL2

#define GPIO_AFRL_AFSEL2_0

#define GPIO_AFRL_AFSEL2_1

#define GPIO_AFRL_AFSEL2_2

#define GPIO_AFRL_AFSEL2_3

#define GPIO_AFRL_AFSEL3_Pos

#define GPIO_AFRL_AFSEL3_Msk

#define GPIO_AFRL_AFSEL3

#define GPIO_AFRL_AFSEL3_0

#define GPIO_AFRL_AFSEL3_1

#define GPIO_AFRL_AFSEL3_2

#define GPIO_AFRL_AFSEL3_3

#define GPIO_AFRL_AFSEL4_Pos

#define GPIO_AFRL_AFSEL4_Msk

#define GPIO_AFRL_AFSEL4

#define GPIO_AFRL_AFSEL4_0

#define GPIO_AFRL_AFSEL4_1

#define GPIO_AFRL_AFSEL4_2

#define GPIO_AFRL_AFSEL4_3

#define GPIO_AFRL_AFSEL5_Pos

#define GPIO_AFRL_AFSEL5_Msk

#define GPIO_AFRL_AFSEL5

#define GPIO_AFRL_AFSEL5_0

#define GPIO_AFRL_AFSEL5_1

#define GPIO_AFRL_AFSEL5_2

#define GPIO_AFRL_AFSEL5_3

#define GPIO_AFRL_AFSEL6_Pos

#define GPIO_AFRL_AFSEL6_Msk

#define GPIO_AFRL_AFSEL6

#define GPIO_AFRL_AFSEL6_0

#define GPIO_AFRL_AFSEL6_1

#define GPIO_AFRL_AFSEL6_2

#define GPIO_AFRL_AFSEL6_3

#define GPIO_AFRL_AFSEL7_Pos

#define GPIO_AFRL_AFSEL7_Msk

#define GPIO_AFRL_AFSEL7

#define GPIO_AFRL_AFSEL7_0

#define GPIO_AFRL_AFSEL7_1

#define GPIO_AFRL_AFSEL7_2

#define GPIO_AFRL_AFSEL7_3

#define GPIO_AFRL_AFRL0

#define GPIO_AFRL_AFRL0_0

#define GPIO_AFRL_AFRL0_1

#define GPIO_AFRL_AFRL0_2

#define GPIO_AFRL_AFRL0_3

#define GPIO_AFRL_AFRL1

#define GPIO_AFRL_AFRL1_0

#define GPIO_AFRL_AFRL1_1

#define GPIO_AFRL_AFRL1_2

#define GPIO_AFRL_AFRL1_3

#define GPIO_AFRL_AFRL2

#define GPIO_AFRL_AFRL2_0

#define GPIO_AFRL_AFRL2_1

#define GPIO_AFRL_AFRL2_2

#define GPIO_AFRL_AFRL2_3

#define GPIO_AFRL_AFRL3

#define GPIO_AFRL_AFRL3_0

#define GPIO_AFRL_AFRL3_1

#define GPIO_AFRL_AFRL3_2

#define GPIO_AFRL_AFRL3_3

#define GPIO_AFRL_AFRL4

#define GPIO_AFRL_AFRL4_0

#define GPIO_AFRL_AFRL4_1

#define GPIO_AFRL_AFRL4_2

#define GPIO_AFRL_AFRL4_3

#define GPIO_AFRL_AFRL5

#define GPIO_AFRL_AFRL5_0

#define GPIO_AFRL_AFRL5_1

#define GPIO_AFRL_AFRL5_2

#define GPIO_AFRL_AFRL5_3

#define GPIO_AFRL_AFRL6

#define GPIO_AFRL_AFRL6_0

#define GPIO_AFRL_AFRL6_1

#define GPIO_AFRL_AFRL6_2

#define GPIO_AFRL_AFRL6_3

#define GPIO_AFRL_AFRL7

#define GPIO_AFRL_AFRL7_0

#define GPIO_AFRL_AFRL7_1

#define GPIO_AFRL_AFRL7_2

#define GPIO_AFRL_AFRL7_3

Bit definition for GPIO_AFRH register

#define GPIO_AFRH_AFSEL8_Pos

#define GPIO_AFRH_AFSEL8_Msk

#define GPIO_AFRH_AFSEL8

#define GPIO_AFRH_AFSEL8_0

#define GPIO_AFRH_AFSEL8_1

#define GPIO_AFRH_AFSEL8_2

#define GPIO_AFRH_AFSEL8_3

#define GPIO_AFRH_AFSEL9_Pos

#define GPIO_AFRH_AFSEL9_Msk

#define GPIO_AFRH_AFSEL9

#define GPIO_AFRH_AFSEL9_0

#define GPIO_AFRH_AFSEL9_1

#define GPIO_AFRH_AFSEL9_2

#define GPIO_AFRH_AFSEL9_3

#define GPIO_AFRH_AFSEL10_Pos

#define GPIO_AFRH_AFSEL10_Msk

#define GPIO_AFRH_AFSEL10

#define GPIO_AFRH_AFSEL10_0

#define GPIO_AFRH_AFSEL10_1

#define GPIO_AFRH_AFSEL10_2

#define GPIO_AFRH_AFSEL10_3

#define GPIO_AFRH_AFSEL11_Pos

#define GPIO_AFRH_AFSEL11_Msk

#define GPIO_AFRH_AFSEL11

#define GPIO_AFRH_AFSEL11_0

#define GPIO_AFRH_AFSEL11_1

#define GPIO_AFRH_AFSEL11_2

#define GPIO_AFRH_AFSEL11_3

#define GPIO_AFRH_AFSEL12_Pos

#define GPIO_AFRH_AFSEL12_Msk

#define GPIO_AFRH_AFSEL12

#define GPIO_AFRH_AFSEL12_0

#define GPIO_AFRH_AFSEL12_1

#define GPIO_AFRH_AFSEL12_2

#define GPIO_AFRH_AFSEL12_3

#define GPIO_AFRH_AFSEL13_Pos

#define GPIO_AFRH_AFSEL13_Msk

#define GPIO_AFRH_AFSEL13

#define GPIO_AFRH_AFSEL13_0

#define GPIO_AFRH_AFSEL13_1

#define GPIO_AFRH_AFSEL13_2

#define GPIO_AFRH_AFSEL13_3

#define GPIO_AFRH_AFSEL14_Pos

#define GPIO_AFRH_AFSEL14_Msk

#define GPIO_AFRH_AFSEL14

#define GPIO_AFRH_AFSEL14_0

#define GPIO_AFRH_AFSEL14_1

#define GPIO_AFRH_AFSEL14_2

#define GPIO_AFRH_AFSEL14_3

#define GPIO_AFRH_AFSEL15_Pos

#define GPIO_AFRH_AFSEL15_Msk

#define GPIO_AFRH_AFSEL15

#define GPIO_AFRH_AFSEL15_0

#define GPIO_AFRH_AFSEL15_1

#define GPIO_AFRH_AFSEL15_2

#define GPIO_AFRH_AFSEL15_3

#define GPIO_AFRH_AFRH0

#define GPIO_AFRH_AFRH0_0

#define GPIO_AFRH_AFRH0_1

#define GPIO_AFRH_AFRH0_2

#define GPIO_AFRH_AFRH0_3

#define GPIO_AFRH_AFRH1

#define GPIO_AFRH_AFRH1_0

#define GPIO_AFRH_AFRH1_1

#define GPIO_AFRH_AFRH1_2

#define GPIO_AFRH_AFRH1_3

#define GPIO_AFRH_AFRH2

#define GPIO_AFRH_AFRH2_0

#define GPIO_AFRH_AFRH2_1

#define GPIO_AFRH_AFRH2_2

#define GPIO_AFRH_AFRH2_3

#define GPIO_AFRH_AFRH3

#define GPIO_AFRH_AFRH3_0

#define GPIO_AFRH_AFRH3_1

#define GPIO_AFRH_AFRH3_2

#define GPIO_AFRH_AFRH3_3

#define GPIO_AFRH_AFRH4

#define GPIO_AFRH_AFRH4_0

#define GPIO_AFRH_AFRH4_1

#define GPIO_AFRH_AFRH4_2

#define GPIO_AFRH_AFRH4_3

#define GPIO_AFRH_AFRH5

#define GPIO_AFRH_AFRH5_0

#define GPIO_AFRH_AFRH5_1

#define GPIO_AFRH_AFRH5_2

#define GPIO_AFRH_AFRH5_3

#define GPIO_AFRH_AFRH6

#define GPIO_AFRH_AFRH6_0

#define GPIO_AFRH_AFRH6_1

#define GPIO_AFRH_AFRH6_2

#define GPIO_AFRH_AFRH6_3

#define GPIO_AFRH_AFRH7

#define GPIO_AFRH_AFRH7_0

#define GPIO_AFRH_AFRH7_1

#define GPIO_AFRH_AFRH7_2

#define GPIO_AFRH_AFRH7_3

...

Bit definition for I2C_CR1 register

#define I2C_CR1_PE_Pos

#define I2C_CR1_PE_Msk

#define I2C_CR1_PE

#define I2C_CR1_SMBUS_Pos

#define I2C_CR1_SMBUS_Msk

#define I2C_CR1_SMBUS

#define I2C_CR1_SMBTYPE_Pos

#define I2C_CR1_SMBTYPE_Msk

#define I2C_CR1_SMBTYPE

#define I2C_CR1_ENARP_Pos

#define I2C_CR1_ENARP_Msk

#define I2C_CR1_ENARP

#define I2C_CR1_ENPEC_Pos

#define I2C_CR1_ENPEC_Msk

#define I2C_CR1_ENPEC

#define I2C_CR1_ENGC_Pos

#define I2C_CR1_ENGC_Msk

#define I2C_CR1_ENGC

#define I2C_CR1_NOSTRETCH_Pos

#define I2C_CR1_NOSTRETCH_Msk

#define I2C_CR1_NOSTRETCH

#define I2C_CR1_START_Pos

#define I2C_CR1_START_Msk

#define I2C_CR1_START

#define I2C_CR1_STOP_Pos

#define I2C_CR1_STOP_Msk

#define I2C_CR1_STOP

#define I2C_CR1_ACK_Pos

#define I2C_CR1_ACK_Msk

#define I2C_CR1_ACK

#define I2C_CR1_POS_Pos

#define I2C_CR1_POS_Msk

#define I2C_CR1_POS

#define I2C_CR1_PEC_Pos

#define I2C_CR1_PEC_Msk

#define I2C_CR1_PEC

#define I2C_CR1_ALERT_Pos

#define I2C_CR1_ALERT_Msk

#define I2C_CR1_ALERT

#define I2C_CR1_SWRST_Pos

#define I2C_CR1_SWRST_Msk

#define I2C_CR1_SWRST

Bit definition for I2C_CR2 register

#define I2C_CR2_FREQ_Pos

#define I2C_CR2_FREQ_Msk

#define I2C_CR2_FREQ

#define I2C_CR2_FREQ_0

#define I2C_CR2_FREQ_1

#define I2C_CR2_FREQ_2

#define I2C_CR2_FREQ_3

#define I2C_CR2_FREQ_4

#define I2C_CR2_FREQ_5

#define I2C_CR2_ITERREN_Pos

#define I2C_CR2_ITERREN_Msk

#define I2C_CR2_ITERREN

#define I2C_CR2_ITEVTEN_Pos

#define I2C_CR2_ITEVTEN_Msk

#define I2C_CR2_ITEVTEN

#define I2C_CR2_ITBUFEN_Pos

#define I2C_CR2_ITBUFEN_Msk

#define I2C_CR2_ITBUFEN

#define I2C_CR2_DMAEN_Pos

#define I2C_CR2_DMAEN_Msk

#define I2C_CR2_DMAEN

#define I2C_CR2_LAST_Pos

#define I2C_CR2_LAST_Msk

#define I2C_CR2_LAST

Bit definition for I2C_OAR1 register

#define I2C_OAR1_ADD1_7

#define I2C_OAR1_ADD8_9

#define I2C_OAR1_ADD0_Pos

#define I2C_OAR1_ADD0_Msk

#define I2C_OAR1_ADD0

#define I2C_OAR1_ADD1_Pos

#define I2C_OAR1_ADD1_Msk

#define I2C_OAR1_ADD1

#define I2C_OAR1_ADD2_Pos

#define I2C_OAR1_ADD2_Msk

#define I2C_OAR1_ADD2

#define I2C_OAR1_ADD3_Pos

#define I2C_OAR1_ADD3_Msk

#define I2C_OAR1_ADD3

#define I2C_OAR1_ADD4_Pos

#define I2C_OAR1_ADD4_Msk

#define I2C_OAR1_ADD4

#define I2C_OAR1_ADD5_Pos

#define I2C_OAR1_ADD5_Msk

#define I2C_OAR1_ADD5

#define I2C_OAR1_ADD6_Pos

#define I2C_OAR1_ADD6_Msk

#define I2C_OAR1_ADD6

#define I2C_OAR1_ADD7_Pos

#define I2C_OAR1_ADD7_Msk

#define I2C_OAR1_ADD7

#define I2C_OAR1_ADD8_Pos

#define I2C_OAR1_ADD8_Msk

#define I2C_OAR1_ADD8

#define I2C_OAR1_ADD9_Pos

#define I2C_OAR1_ADD9_Msk

#define I2C_OAR1_ADD9

#define I2C_OAR1_ADDMODE_Pos

#define I2C_OAR1_ADDMODE_Msk

#define I2C_OAR1_ADDMODE

Bit definition for I2C_OAR2 register

#define I2C_OAR2_ENDUAL_Pos

#define I2C_OAR2_ENDUAL_Msk

#define I2C_OAR2_ENDUAL

#define I2C_OAR2_ADD2_Pos

#define I2C_OAR2_ADD2_Msk

#define I2C_OAR2_ADD2

Bit definition for I2C_DR register

#define I2C_DR_DR_Pos

#define I2C_DR_DR_Msk

#define I2C_DR_DR

Bit definition for I2C_SR1 register

#define I2C_SR1_SB_Pos

#define I2C_SR1_SB_Msk

#define I2C_SR1_SB

#define I2C_SR1_ADDR_Pos

#define I2C_SR1_ADDR_Msk

#define I2C_SR1_ADDR

#define I2C_SR1_BTF_Pos

#define I2C_SR1_BTF_Msk

#define I2C_SR1_BTF

#define I2C_SR1_ADD10_Pos

#define I2C_SR1_ADD10_Msk

#define I2C_SR1_ADD10

#define I2C_SR1_STOPF_Pos

#define I2C_SR1_STOPF_Msk

#define I2C_SR1_STOPF

#define I2C_SR1_RXNE_Pos

#define I2C_SR1_RXNE_Msk

#define I2C_SR1_RXNE

#define I2C_SR1_TXE_Pos

#define I2C_SR1_TXE_Msk

#define I2C_SR1_TXE

#define I2C_SR1_BERR_Pos

#define I2C_SR1_BERR_Msk

#define I2C_SR1_BERR

#define I2C_SR1_ARLO_Pos

#define I2C_SR1_ARLO_Msk

#define I2C_SR1_ARLO

#define I2C_SR1_AF_Pos

#define I2C_SR1_AF_Msk

#define I2C_SR1_AF

#define I2C_SR1_OVR_Pos

#define I2C_SR1_OVR_Msk

#define I2C_SR1_OVR

#define I2C_SR1_PECERR_Pos

#define I2C_SR1_PECERR_Msk

#define I2C_SR1_PECERR

#define I2C_SR1_TIMEOUT_Pos

#define I2C_SR1_TIMEOUT_Msk

#define I2C_SR1_TIMEOUT

#define I2C_SR1_SMBALERT_Pos

#define I2C_SR1_SMBALERT_Msk

#define I2C_SR1_SMBALERT

Bit definition for I2C_SR2 register

#define I2C_SR2_MSL_Pos

#define I2C_SR2_MSL_Msk

#define I2C_SR2_MSL

#define I2C_SR2_BUSY_Pos

#define I2C_SR2_BUSY_Msk

#define I2C_SR2_BUSY

#define I2C_SR2_TRA_Pos

#define I2C_SR2_TRA_Msk

#define I2C_SR2_TRA

#define I2C_SR2_GENCALL_Pos

#define I2C_SR2_GENCALL_Msk

#define I2C_SR2_GENCALL

#define I2C_SR2_SMBDEFAULT_Pos

#define I2C_SR2_SMBDEFAULT_Msk

#define I2C_SR2_SMBDEFAULT

#define I2C_SR2_SMBHOST_Pos

#define I2C_SR2_SMBHOST_Msk

#define I2C_SR2_SMBHOST

#define I2C_SR2_DUALF_Pos

#define I2C_SR2_DUALF_Msk

#define I2C_SR2_DUALF

#define I2C_SR2_PEC_Pos

#define I2C_SR2_PEC_Msk

#define I2C_SR2_PEC

Bit definition for I2C_CCR register

#define I2C_CCR_CCR_Pos

#define I2C_CCR_CCR_Msk

#define I2C_CCR_CCR

#define I2C_CCR_DUTY_Pos

#define I2C_CCR_DUTY_Msk

#define I2C_CCR_DUTY

#define I2C_CCR_FS_Pos

#define I2C_CCR_FS_Msk

#define I2C_CCR_FS

Bit definition for I2C_TRISE register

#define I2C_TRISE_TRISE_Pos

#define I2C_TRISE_TRISE_Msk

#define I2C_TRISE_TRISE

Bit definition for I2C_FLTR register

#define I2C_FLTR_DNF_Pos

#define I2C_FLTR_DNF_Msk

#define I2C_FLTR_DNF

#define I2C_FLTR_ANOFF_Pos

#define I2C_FLTR_ANOFF_Msk

#define I2C_FLTR_ANOFF

...

Bit definition for I2C_CR1 register

#define FMPI2C_CR1_PE_Pos

#define FMPI2C_CR1_PE_Msk

#define FMPI2C_CR1_PE

#define FMPI2C_CR1_TXIE_Pos

#define FMPI2C_CR1_TXIE_Msk

#define FMPI2C_CR1_TXIE

#define FMPI2C_CR1_RXIE_Pos

#define FMPI2C_CR1_RXIE_Msk

#define FMPI2C_CR1_RXIE

#define FMPI2C_CR1_ADDRIE_Pos

#define FMPI2C_CR1_ADDRIE_Msk

#define FMPI2C_CR1_ADDRIE

#define FMPI2C_CR1_NACKIE_Pos

#define FMPI2C_CR1_NACKIE_Msk

#define FMPI2C_CR1_NACKIE

#define FMPI2C_CR1_STOPIE_Pos

#define FMPI2C_CR1_STOPIE_Msk

#define FMPI2C_CR1_STOPIE

#define FMPI2C_CR1_TCIE_Pos

#define FMPI2C_CR1_TCIE_Msk

#define FMPI2C_CR1_TCIE

#define FMPI2C_CR1_ERRIE_Pos

#define FMPI2C_CR1_ERRIE_Msk

#define FMPI2C_CR1_ERRIE

#define FMPI2C_CR1_DNF_Pos

#define FMPI2C_CR1_DNF_Msk

#define FMPI2C_CR1_DNF

#define FMPI2C_CR1_ANFOFF_Pos

#define FMPI2C_CR1_ANFOFF_Msk

#define FMPI2C_CR1_ANFOFF

#define FMPI2C_CR1_TXDMAEN_Pos

#define FMPI2C_CR1_TXDMAEN_Msk

#define FMPI2C_CR1_TXDMAEN

#define FMPI2C_CR1_RXDMAEN_Pos

#define FMPI2C_CR1_RXDMAEN_Msk

#define FMPI2C_CR1_RXDMAEN

#define FMPI2C_CR1_SBC_Pos

#define FMPI2C_CR1_SBC_Msk

#define FMPI2C_CR1_SBC

#define FMPI2C_CR1_NOSTRETCH_Pos

#define FMPI2C_CR1_NOSTRETCH_Msk

#define FMPI2C_CR1_NOSTRETCH

#define FMPI2C_CR1_GCEN_Pos

#define FMPI2C_CR1_GCEN_Msk

#define FMPI2C_CR1_GCEN

#define FMPI2C_CR1_SMBHEN_Pos

#define FMPI2C_CR1_SMBHEN_Msk

#define FMPI2C_CR1_SMBHEN

#define FMPI2C_CR1_SMBDEN_Pos

#define FMPI2C_CR1_SMBDEN_Msk

#define FMPI2C_CR1_SMBDEN

#define FMPI2C_CR1_ALERTEN_Pos

#define FMPI2C_CR1_ALERTEN_Msk

#define FMPI2C_CR1_ALERTEN

#define FMPI2C_CR1_PECEN_Pos

#define FMPI2C_CR1_PECEN_Msk

#define FMPI2C_CR1_PECEN

#define FMPI2C_CR1_DFN_Pos

#define FMPI2C_CR1_DFN_Msk

#define FMPI2C_CR1_DFN

Bit definition for I2C_CR2 register

#define FMPI2C_CR2_SADD_Pos

#define FMPI2C_CR2_SADD_Msk

#define FMPI2C_CR2_SADD

#define FMPI2C_CR2_RD_WRN_Pos

#define FMPI2C_CR2_RD_WRN_Msk

#define FMPI2C_CR2_RD_WRN

#define FMPI2C_CR2_ADD10_Pos

#define FMPI2C_CR2_ADD10_Msk

#define FMPI2C_CR2_ADD10

#define FMPI2C_CR2_HEAD10R_Pos

#define FMPI2C_CR2_HEAD10R_Msk

#define FMPI2C_CR2_HEAD10R

#define FMPI2C_CR2_START_Pos

#define FMPI2C_CR2_START_Msk

#define FMPI2C_CR2_START

#define FMPI2C_CR2_STOP_Pos

#define FMPI2C_CR2_STOP_Msk

#define FMPI2C_CR2_STOP

#define FMPI2C_CR2_NACK_Pos

#define FMPI2C_CR2_NACK_Msk

#define FMPI2C_CR2_NACK

#define FMPI2C_CR2_NBYTES_Pos

#define FMPI2C_CR2_NBYTES_Msk

#define FMPI2C_CR2_NBYTES

#define FMPI2C_CR2_RELOAD_Pos

#define FMPI2C_CR2_RELOAD_Msk

#define FMPI2C_CR2_RELOAD

#define FMPI2C_CR2_AUTOEND_Pos

#define FMPI2C_CR2_AUTOEND_Msk

#define FMPI2C_CR2_AUTOEND

#define FMPI2C_CR2_PECBYTE_Pos

#define FMPI2C_CR2_PECBYTE_Msk

#define FMPI2C_CR2_PECBYTE

Bit definition for I2C_OAR1 register

#define FMPI2C_OAR1_OA1_Pos

#define FMPI2C_OAR1_OA1_Msk

#define FMPI2C_OAR1_OA1

#define FMPI2C_OAR1_OA1MODE_Pos

#define FMPI2C_OAR1_OA1MODE_Msk

#define FMPI2C_OAR1_OA1MODE

#define FMPI2C_OAR1_OA1EN_Pos

#define FMPI2C_OAR1_OA1EN_Msk

#define FMPI2C_OAR1_OA1EN

Bit definition for I2C_OAR2 register

#define FMPI2C_OAR2_OA2_Pos

#define FMPI2C_OAR2_OA2_Msk

#define FMPI2C_OAR2_OA2

#define FMPI2C_OAR2_OA2MSK_Pos

#define FMPI2C_OAR2_OA2MSK_Msk

#define FMPI2C_OAR2_OA2MSK

#define FMPI2C_OAR2_OA2EN_Pos

#define FMPI2C_OAR2_OA2EN_Msk

#define FMPI2C_OAR2_OA2EN

Bit definition for I2C_TIMINGR register

#define FMPI2C_TIMINGR_SCLL_Pos

#define FMPI2C_TIMINGR_SCLL_Msk

#define FMPI2C_TIMINGR_SCLL

#define FMPI2C_TIMINGR_SCLH_Pos

#define FMPI2C_TIMINGR_SCLH_Msk

#define FMPI2C_TIMINGR_SCLH

#define FMPI2C_TIMINGR_SDADEL_Pos

#define FMPI2C_TIMINGR_SDADEL_Msk

#define FMPI2C_TIMINGR_SDADEL

#define FMPI2C_TIMINGR_SCLDEL_Pos

#define FMPI2C_TIMINGR_SCLDEL_Msk

#define FMPI2C_TIMINGR_SCLDEL

#define FMPI2C_TIMINGR_PRESC_Pos

#define FMPI2C_TIMINGR_PRESC_Msk

#define FMPI2C_TIMINGR_PRESC

Bit definition for I2C_TIMEOUTR register

#define FMPI2C_TIMEOUTR_TIMEOUTA_Pos

#define FMPI2C_TIMEOUTR_TIMEOUTA_Msk

#define FMPI2C_TIMEOUTR_TIMEOUTA

#define FMPI2C_TIMEOUTR_TIDLE_Pos

#define FMPI2C_TIMEOUTR_TIDLE_Msk

#define FMPI2C_TIMEOUTR_TIDLE

#define FMPI2C_TIMEOUTR_TIMOUTEN_Pos

#define FMPI2C_TIMEOUTR_TIMOUTEN_Msk

#define FMPI2C_TIMEOUTR_TIMOUTEN

#define FMPI2C_TIMEOUTR_TIMEOUTB_Pos

#define FMPI2C_TIMEOUTR_TIMEOUTB_Msk

#define FMPI2C_TIMEOUTR_TIMEOUTB

#define FMPI2C_TIMEOUTR_TEXTEN_Pos

#define FMPI2C_TIMEOUTR_TEXTEN_Msk

#define FMPI2C_TIMEOUTR_TEXTEN

Bit definition for I2C_ISR register

#define FMPI2C_ISR_TXE_Pos

#define FMPI2C_ISR_TXE_Msk

#define FMPI2C_ISR_TXE

#define FMPI2C_ISR_TXIS_Pos

#define FMPI2C_ISR_TXIS_Msk

#define FMPI2C_ISR_TXIS

#define FMPI2C_ISR_RXNE_Pos

#define FMPI2C_ISR_RXNE_Msk

#define FMPI2C_ISR_RXNE

#define FMPI2C_ISR_ADDR_Pos

#define FMPI2C_ISR_ADDR_Msk

#define FMPI2C_ISR_ADDR

#define FMPI2C_ISR_NACKF_Pos

#define FMPI2C_ISR_NACKF_Msk

#define FMPI2C_ISR_NACKF

#define FMPI2C_ISR_STOPF_Pos

#define FMPI2C_ISR_STOPF_Msk

#define FMPI2C_ISR_STOPF

#define FMPI2C_ISR_TC_Pos

#define FMPI2C_ISR_TC_Msk

#define FMPI2C_ISR_TC

#define FMPI2C_ISR_TCR_Pos

#define FMPI2C_ISR_TCR_Msk

#define FMPI2C_ISR_TCR

#define FMPI2C_ISR_BERR_Pos

#define FMPI2C_ISR_BERR_Msk

#define FMPI2C_ISR_BERR

#define FMPI2C_ISR_ARLO_Pos

#define FMPI2C_ISR_ARLO_Msk

#define FMPI2C_ISR_ARLO

#define FMPI2C_ISR_OVR_Pos

#define FMPI2C_ISR_OVR_Msk

#define FMPI2C_ISR_OVR

#define FMPI2C_ISR_PECERR_Pos

#define FMPI2C_ISR_PECERR_Msk

#define FMPI2C_ISR_PECERR

#define FMPI2C_ISR_TIMEOUT_Pos

#define FMPI2C_ISR_TIMEOUT_Msk

#define FMPI2C_ISR_TIMEOUT

#define FMPI2C_ISR_ALERT_Pos

#define FMPI2C_ISR_ALERT_Msk

#define FMPI2C_ISR_ALERT

#define FMPI2C_ISR_BUSY_Pos

#define FMPI2C_ISR_BUSY_Msk

#define FMPI2C_ISR_BUSY

#define FMPI2C_ISR_DIR_Pos

#define FMPI2C_ISR_DIR_Msk

#define FMPI2C_ISR_DIR

#define FMPI2C_ISR_ADDCODE_Pos

#define FMPI2C_ISR_ADDCODE_Msk

#define FMPI2C_ISR_ADDCODE

Bit definition for I2C_ICR register

#define FMPI2C_ICR_ADDRCF_Pos

#define FMPI2C_ICR_ADDRCF_Msk

#define FMPI2C_ICR_ADDRCF

#define FMPI2C_ICR_NACKCF_Pos

#define FMPI2C_ICR_NACKCF_Msk

#define FMPI2C_ICR_NACKCF

#define FMPI2C_ICR_STOPCF_Pos

#define FMPI2C_ICR_STOPCF_Msk

#define FMPI2C_ICR_STOPCF

#define FMPI2C_ICR_BERRCF_Pos

#define FMPI2C_ICR_BERRCF_Msk

#define FMPI2C_ICR_BERRCF

#define FMPI2C_ICR_ARLOCF_Pos

#define FMPI2C_ICR_ARLOCF_Msk

#define FMPI2C_ICR_ARLOCF

#define FMPI2C_ICR_OVRCF_Pos

#define FMPI2C_ICR_OVRCF_Msk

#define FMPI2C_ICR_OVRCF

#define FMPI2C_ICR_PECCF_Pos

#define FMPI2C_ICR_PECCF_Msk

#define FMPI2C_ICR_PECCF

#define FMPI2C_ICR_TIMOUTCF_Pos

#define FMPI2C_ICR_TIMOUTCF_Msk

#define FMPI2C_ICR_TIMOUTCF

#define FMPI2C_ICR_ALERTCF_Pos

#define FMPI2C_ICR_ALERTCF_Msk

#define FMPI2C_ICR_ALERTCF

Bit definition for I2C_PECR register

#define FMPI2C_PECR_PEC_Pos

#define FMPI2C_PECR_PEC_Msk

#define FMPI2C_PECR_PEC

Bit definition for I2C_RXDR register

#define FMPI2C_RXDR_RXDATA_Pos

#define FMPI2C_RXDR_RXDATA_Msk

#define FMPI2C_RXDR_RXDATA

Bit definition for I2C_TXDR register

#define FMPI2C_TXDR_TXDATA_Pos

#define FMPI2C_TXDR_TXDATA_Msk

#define FMPI2C_TXDR_TXDATA

...

Bit definition for IWDG_KR register

#define IWDG_KR_KEY_Pos

#define IWDG_KR_KEY_Msk

#define IWDG_KR_KEY

Bit definition for IWDG_PR register

#define IWDG_PR_PR_Pos

#define IWDG_PR_PR_Msk

#define IWDG_PR_PR

#define IWDG_PR_PR_0

#define IWDG_PR_PR_1

#define IWDG_PR_PR_2

Bit definition for IWDG_RLR register

#define IWDG_RLR_RL_Pos

#define IWDG_RLR_RL_Msk

#define IWDG_RLR_RL

Bit definition for IWDG_SR register

#define IWDG_SR_PVU_Pos

#define IWDG_SR_PVU_Msk

#define IWDG_SR_PVU

#define IWDG_SR_RVU_Pos

#define IWDG_SR_RVU_Msk

#define IWDG_SR_RVU

...

Bit definition for PWR_CR register

#define PWR_CR_LPDS_Pos

#define PWR_CR_LPDS_Msk

#define PWR_CR_LPDS

#define PWR_CR_PDDS_Pos

#define PWR_CR_PDDS_Msk

#define PWR_CR_PDDS

#define PWR_CR_CWUF_Pos

#define PWR_CR_CWUF_Msk

#define PWR_CR_CWUF

#define PWR_CR_CSBF_Pos

#define PWR_CR_CSBF_Msk

#define PWR_CR_CSBF

#define PWR_CR_PVDE_Pos

#define PWR_CR_PVDE_Msk

#define PWR_CR_PVDE

#define PWR_CR_PLS_Pos

#define PWR_CR_PLS_Msk

#define PWR_CR_PLS

#define PWR_CR_PLS_0

#define PWR_CR_PLS_1

#define PWR_CR_PLS_2

#define PWR_CR_PLS_LEV0

#define PWR_CR_PLS_LEV1

#define PWR_CR_PLS_LEV2

#define PWR_CR_PLS_LEV3

#define PWR_CR_PLS_LEV4

#define PWR_CR_PLS_LEV5

#define PWR_CR_PLS_LEV6

#define PWR_CR_PLS_LEV7

#define PWR_CR_DBP_Pos

#define PWR_CR_DBP_Msk

#define PWR_CR_DBP

#define PWR_CR_FPDS_Pos

#define PWR_CR_FPDS_Msk

#define PWR_CR_FPDS

#define PWR_CR_LPLVDS_Pos

#define PWR_CR_LPLVDS_Msk

#define PWR_CR_LPLVDS

#define PWR_CR_MRLVDS_Pos

#define PWR_CR_MRLVDS_Msk

#define PWR_CR_MRLVDS

#define PWR_CR_ADCDC1_Pos

#define PWR_CR_ADCDC1_Msk

#define PWR_CR_ADCDC1

#define PWR_CR_VOS_Pos

#define PWR_CR_VOS_Msk

#define PWR_CR_VOS

#define PWR_CR_VOS_0

#define PWR_CR_VOS_1

#define PWR_CR_ODEN_Pos

#define PWR_CR_ODEN_Msk

#define PWR_CR_ODEN

#define PWR_CR_ODSWEN_Pos

#define PWR_CR_ODSWEN_Msk

#define PWR_CR_ODSWEN

#define PWR_CR_UDEN_Pos

#define PWR_CR_UDEN_Msk

#define PWR_CR_UDEN

#define PWR_CR_UDEN_0

#define PWR_CR_UDEN_1

#define PWR_CR_FMSSR_Pos

#define PWR_CR_FMSSR_Msk

#define PWR_CR_FMSSR

#define PWR_CR_FISSR_Pos

#define PWR_CR_FISSR_Msk

#define PWR_CR_FISSR

#define PWR_CR_PMODE

#define PWR_CR_LPUDS

#define PWR_CR_MRUDS

Bit definition for PWR_CSR register

#define PWR_CSR_WUF_Pos

#define PWR_CSR_WUF_Msk

#define PWR_CSR_WUF

#define PWR_CSR_SBF_Pos

#define PWR_CSR_SBF_Msk

#define PWR_CSR_SBF

#define PWR_CSR_PVDO_Pos

#define PWR_CSR_PVDO_Msk

#define PWR_CSR_PVDO

#define PWR_CSR_BRR_Pos

#define PWR_CSR_BRR_Msk

#define PWR_CSR_BRR

#define PWR_CSR_EWUP2_Pos

#define PWR_CSR_EWUP2_Msk

#define PWR_CSR_EWUP2

#define PWR_CSR_EWUP1_Pos

#define PWR_CSR_EWUP1_Msk

#define PWR_CSR_EWUP1

#define PWR_CSR_BRE_Pos

#define PWR_CSR_BRE_Msk

#define PWR_CSR_BRE

#define PWR_CSR_VOSRDY_Pos

#define PWR_CSR_VOSRDY_Msk

#define PWR_CSR_VOSRDY

#define PWR_CSR_ODRDY_Pos

#define PWR_CSR_ODRDY_Msk

#define PWR_CSR_ODRDY

#define PWR_CSR_ODSWRDY_Pos

#define PWR_CSR_ODSWRDY_Msk

#define PWR_CSR_ODSWRDY

#define PWR_CSR_UDRDY_Pos

#define PWR_CSR_UDRDY_Msk

#define PWR_CSR_UDRDY

#define PWR_CSR_UDSWRDY

#define PWR_CSR_REGRDY

...

Bit definition for QUADSPI_CR register

#define QUADSPI_CR_EN_Pos

#define QUADSPI_CR_EN_Msk

#define QUADSPI_CR_EN

#define QUADSPI_CR_ABORT_Pos

#define QUADSPI_CR_ABORT_Msk

#define QUADSPI_CR_ABORT

#define QUADSPI_CR_DMAEN_Pos

#define QUADSPI_CR_DMAEN_Msk

#define QUADSPI_CR_DMAEN

#define QUADSPI_CR_TCEN_Pos

#define QUADSPI_CR_TCEN_Msk

#define QUADSPI_CR_TCEN

#define QUADSPI_CR_SSHIFT_Pos

#define QUADSPI_CR_SSHIFT_Msk

#define QUADSPI_CR_SSHIFT

#define QUADSPI_CR_DFM_Pos

#define QUADSPI_CR_DFM_Msk

#define QUADSPI_CR_DFM

#define QUADSPI_CR_FSEL_Pos

#define QUADSPI_CR_FSEL_Msk

#define QUADSPI_CR_FSEL

#define QUADSPI_CR_FTHRES_Pos

#define QUADSPI_CR_FTHRES_Msk

#define QUADSPI_CR_FTHRES

#define QUADSPI_CR_FTHRES_0

#define QUADSPI_CR_FTHRES_1

#define QUADSPI_CR_FTHRES_2

#define QUADSPI_CR_FTHRES_3

#define QUADSPI_CR_FTHRES_4

#define QUADSPI_CR_TEIE_Pos

#define QUADSPI_CR_TEIE_Msk

#define QUADSPI_CR_TEIE

#define QUADSPI_CR_TCIE_Pos

#define QUADSPI_CR_TCIE_Msk

#define QUADSPI_CR_TCIE

#define QUADSPI_CR_FTIE_Pos

#define QUADSPI_CR_FTIE_Msk

#define QUADSPI_CR_FTIE

#define QUADSPI_CR_SMIE_Pos

#define QUADSPI_CR_SMIE_Msk

#define QUADSPI_CR_SMIE

#define QUADSPI_CR_TOIE_Pos

#define QUADSPI_CR_TOIE_Msk

#define QUADSPI_CR_TOIE

#define QUADSPI_CR_APMS_Pos

#define QUADSPI_CR_APMS_Msk

#define QUADSPI_CR_APMS

#define QUADSPI_CR_PMM_Pos

#define QUADSPI_CR_PMM_Msk

#define QUADSPI_CR_PMM

#define QUADSPI_CR_PRESCALER_Pos

#define QUADSPI_CR_PRESCALER_Msk

#define QUADSPI_CR_PRESCALER

#define QUADSPI_CR_PRESCALER_0

#define QUADSPI_CR_PRESCALER_1

#define QUADSPI_CR_PRESCALER_2

#define QUADSPI_CR_PRESCALER_3

#define QUADSPI_CR_PRESCALER_4

#define QUADSPI_CR_PRESCALER_5

#define QUADSPI_CR_PRESCALER_6

#define QUADSPI_CR_PRESCALER_7

Bit definition for QUADSPI_DCR register

#define QUADSPI_DCR_CKMODE_Pos

#define QUADSPI_DCR_CKMODE_Msk

#define QUADSPI_DCR_CKMODE

#define QUADSPI_DCR_CSHT_Pos

#define QUADSPI_DCR_CSHT_Msk

#define QUADSPI_DCR_CSHT

#define QUADSPI_DCR_CSHT_0

#define QUADSPI_DCR_CSHT_1

#define QUADSPI_DCR_CSHT_2

#define QUADSPI_DCR_FSIZE_Pos

#define QUADSPI_DCR_FSIZE_Msk

#define QUADSPI_DCR_FSIZE

#define QUADSPI_DCR_FSIZE_0

#define QUADSPI_DCR_FSIZE_1

#define QUADSPI_DCR_FSIZE_2

#define QUADSPI_DCR_FSIZE_3

#define QUADSPI_DCR_FSIZE_4

Bit definition for QUADSPI_SR register

#define QUADSPI_SR_TEF_Pos

#define QUADSPI_SR_TEF_Msk

#define QUADSPI_SR_TEF

#define QUADSPI_SR_TCF_Pos

#define QUADSPI_SR_TCF_Msk

#define QUADSPI_SR_TCF

#define QUADSPI_SR_FTF_Pos

#define QUADSPI_SR_FTF_Msk

#define QUADSPI_SR_FTF

#define QUADSPI_SR_SMF_Pos

#define QUADSPI_SR_SMF_Msk

#define QUADSPI_SR_SMF

#define QUADSPI_SR_TOF_Pos

#define QUADSPI_SR_TOF_Msk

#define QUADSPI_SR_TOF

#define QUADSPI_SR_BUSY_Pos

#define QUADSPI_SR_BUSY_Msk

#define QUADSPI_SR_BUSY

#define QUADSPI_SR_FLEVEL_Pos

#define QUADSPI_SR_FLEVEL_Msk

#define QUADSPI_SR_FLEVEL

#define QUADSPI_SR_FLEVEL_0

#define QUADSPI_SR_FLEVEL_1

#define QUADSPI_SR_FLEVEL_2

#define QUADSPI_SR_FLEVEL_3

#define QUADSPI_SR_FLEVEL_4

#define QUADSPI_SR_FLEVEL_5

Bit definition for QUADSPI_FCR register

#define QUADSPI_FCR_CTEF_Pos

#define QUADSPI_FCR_CTEF_Msk

#define QUADSPI_FCR_CTEF

#define QUADSPI_FCR_CTCF_Pos

#define QUADSPI_FCR_CTCF_Msk

#define QUADSPI_FCR_CTCF

#define QUADSPI_FCR_CSMF_Pos

#define QUADSPI_FCR_CSMF_Msk

#define QUADSPI_FCR_CSMF

#define QUADSPI_FCR_CTOF_Pos

#define QUADSPI_FCR_CTOF_Msk

#define QUADSPI_FCR_CTOF

Bit definition for QUADSPI_DLR register

#define QUADSPI_DLR_DL_Pos

#define QUADSPI_DLR_DL_Msk

#define QUADSPI_DLR_DL

Bit definition for QUADSPI_CCR register

#define QUADSPI_CCR_INSTRUCTION_Pos

#define QUADSPI_CCR_INSTRUCTION_Msk

#define QUADSPI_CCR_INSTRUCTION

#define QUADSPI_CCR_INSTRUCTION_0

#define QUADSPI_CCR_INSTRUCTION_1

#define QUADSPI_CCR_INSTRUCTION_2

#define QUADSPI_CCR_INSTRUCTION_3

#define QUADSPI_CCR_INSTRUCTION_4

#define QUADSPI_CCR_INSTRUCTION_5

#define QUADSPI_CCR_INSTRUCTION_6

#define QUADSPI_CCR_INSTRUCTION_7

#define QUADSPI_CCR_IMODE_Pos

#define QUADSPI_CCR_IMODE_Msk

#define QUADSPI_CCR_IMODE

#define QUADSPI_CCR_IMODE_0

#define QUADSPI_CCR_IMODE_1

#define QUADSPI_CCR_ADMODE_Pos

#define QUADSPI_CCR_ADMODE_Msk

#define QUADSPI_CCR_ADMODE

#define QUADSPI_CCR_ADMODE_0

#define QUADSPI_CCR_ADMODE_1

#define QUADSPI_CCR_ADSIZE_Pos

#define QUADSPI_CCR_ADSIZE_Msk

#define QUADSPI_CCR_ADSIZE

#define QUADSPI_CCR_ADSIZE_0

#define QUADSPI_CCR_ADSIZE_1

#define QUADSPI_CCR_ABMODE_Pos

#define QUADSPI_CCR_ABMODE_Msk

#define QUADSPI_CCR_ABMODE

#define QUADSPI_CCR_ABMODE_0

#define QUADSPI_CCR_ABMODE_1

#define QUADSPI_CCR_ABSIZE_Pos

#define QUADSPI_CCR_ABSIZE_Msk

#define QUADSPI_CCR_ABSIZE

#define QUADSPI_CCR_ABSIZE_0

#define QUADSPI_CCR_ABSIZE_1

#define QUADSPI_CCR_DCYC_Pos

#define QUADSPI_CCR_DCYC_Msk

#define QUADSPI_CCR_DCYC

#define QUADSPI_CCR_DCYC_0

#define QUADSPI_CCR_DCYC_1

#define QUADSPI_CCR_DCYC_2

#define QUADSPI_CCR_DCYC_3

#define QUADSPI_CCR_DCYC_4

#define QUADSPI_CCR_DMODE_Pos

#define QUADSPI_CCR_DMODE_Msk

#define QUADSPI_CCR_DMODE

#define QUADSPI_CCR_DMODE_0

#define QUADSPI_CCR_DMODE_1

#define QUADSPI_CCR_FMODE_Pos

#define QUADSPI_CCR_FMODE_Msk

#define QUADSPI_CCR_FMODE

#define QUADSPI_CCR_FMODE_0

#define QUADSPI_CCR_FMODE_1

#define QUADSPI_CCR_SIOO_Pos

#define QUADSPI_CCR_SIOO_Msk

#define QUADSPI_CCR_SIOO

#define QUADSPI_CCR_DHHC_Pos

#define QUADSPI_CCR_DHHC_Msk

#define QUADSPI_CCR_DHHC

#define QUADSPI_CCR_DDRM_Pos

#define QUADSPI_CCR_DDRM_Msk

#define QUADSPI_CCR_DDRM

Bit definition for QUADSPI_AR register

#define QUADSPI_AR_ADDRESS_Pos

#define QUADSPI_AR_ADDRESS_Msk

#define QUADSPI_AR_ADDRESS

Bit definition for QUADSPI_ABR register

#define QUADSPI_ABR_ALTERNATE_Pos

#define QUADSPI_ABR_ALTERNATE_Msk

#define QUADSPI_ABR_ALTERNATE

Bit definition for QUADSPI_DR register

#define QUADSPI_DR_DATA_Pos

#define QUADSPI_DR_DATA_Msk

#define QUADSPI_DR_DATA

Bit definition for QUADSPI_PSMKR register

#define QUADSPI_PSMKR_MASK_Pos

#define QUADSPI_PSMKR_MASK_Msk

#define QUADSPI_PSMKR_MASK

Bit definition for QUADSPI_PSMAR register

#define QUADSPI_PSMAR_MATCH_Pos

#define QUADSPI_PSMAR_MATCH_Msk

#define QUADSPI_PSMAR_MATCH

Bit definition for QUADSPI_PIR register

#define QUADSPI_PIR_INTERVAL_Pos

#define QUADSPI_PIR_INTERVAL_Msk

#define QUADSPI_PIR_INTERVAL

Bit definition for QUADSPI_LPTR register

#define QUADSPI_LPTR_TIMEOUT_Pos

#define QUADSPI_LPTR_TIMEOUT_Msk

#define QUADSPI_LPTR_TIMEOUT

...

Bit definition for RCC_CR register

#define RCC_CR_HSION_Pos

#define RCC_CR_HSION_Msk

#define RCC_CR_HSION

#define RCC_CR_HSIRDY_Pos

#define RCC_CR_HSIRDY_Msk

#define RCC_CR_HSIRDY

#define RCC_CR_HSITRIM_Pos

#define RCC_CR_HSITRIM_Msk

#define RCC_CR_HSITRIM

#define RCC_CR_HSITRIM_0

#define RCC_CR_HSITRIM_1

#define RCC_CR_HSITRIM_2

#define RCC_CR_HSITRIM_3

#define RCC_CR_HSITRIM_4

#define RCC_CR_HSICAL_Pos

#define RCC_CR_HSICAL_Msk

#define RCC_CR_HSICAL

#define RCC_CR_HSICAL_0

#define RCC_CR_HSICAL_1

#define RCC_CR_HSICAL_2

#define RCC_CR_HSICAL_3

#define RCC_CR_HSICAL_4

#define RCC_CR_HSICAL_5

#define RCC_CR_HSICAL_6

#define RCC_CR_HSICAL_7

#define RCC_CR_HSEON_Pos

#define RCC_CR_HSEON_Msk

#define RCC_CR_HSEON

#define RCC_CR_HSERDY_Pos

#define RCC_CR_HSERDY_Msk

#define RCC_CR_HSERDY

#define RCC_CR_HSEBYP_Pos

#define RCC_CR_HSEBYP_Msk

#define RCC_CR_HSEBYP

#define RCC_CR_CSSON_Pos

#define RCC_CR_CSSON_Msk

#define RCC_CR_CSSON

#define RCC_CR_PLLON_Pos

#define RCC_CR_PLLON_Msk

#define RCC_CR_PLLON

#define RCC_CR_PLLRDY_Pos

#define RCC_CR_PLLRDY_Msk

#define RCC_CR_PLLRDY

#define RCC_PLLI2S_SUPPORT

#define RCC_CR_PLLI2SON_Pos

#define RCC_CR_PLLI2SON_Msk

#define RCC_CR_PLLI2SON

#define RCC_CR_PLLI2SRDY_Pos

#define RCC_CR_PLLI2SRDY_Msk

#define RCC_CR_PLLI2SRDY

#define RCC_PLLSAI_SUPPORT

#define RCC_CR_PLLSAION_Pos

#define RCC_CR_PLLSAION_Msk

#define RCC_CR_PLLSAION

#define RCC_CR_PLLSAIRDY_Pos

#define RCC_CR_PLLSAIRDY_Msk

#define RCC_CR_PLLSAIRDY

Bit definition for RCC_PLLCFGR register

#define RCC_PLLCFGR_PLLM_Pos

#define RCC_PLLCFGR_PLLM_Msk

#define RCC_PLLCFGR_PLLM

#define RCC_PLLCFGR_PLLM_0

#define RCC_PLLCFGR_PLLM_1

#define RCC_PLLCFGR_PLLM_2

#define RCC_PLLCFGR_PLLM_3

#define RCC_PLLCFGR_PLLM_4

#define RCC_PLLCFGR_PLLM_5

#define RCC_PLLCFGR_PLLN_Pos

#define RCC_PLLCFGR_PLLN_Msk

#define RCC_PLLCFGR_PLLN

#define RCC_PLLCFGR_PLLN_0

#define RCC_PLLCFGR_PLLN_1

#define RCC_PLLCFGR_PLLN_2

#define RCC_PLLCFGR_PLLN_3

#define RCC_PLLCFGR_PLLN_4

#define RCC_PLLCFGR_PLLN_5

#define RCC_PLLCFGR_PLLN_6

#define RCC_PLLCFGR_PLLN_7

#define RCC_PLLCFGR_PLLN_8

#define RCC_PLLCFGR_PLLP_Pos

#define RCC_PLLCFGR_PLLP_Msk

#define RCC_PLLCFGR_PLLP

#define RCC_PLLCFGR_PLLP_0

#define RCC_PLLCFGR_PLLP_1

#define RCC_PLLCFGR_PLLSRC_Pos

#define RCC_PLLCFGR_PLLSRC_Msk

#define RCC_PLLCFGR_PLLSRC

#define RCC_PLLCFGR_PLLSRC_HSE_Pos

#define RCC_PLLCFGR_PLLSRC_HSE_Msk

#define RCC_PLLCFGR_PLLSRC_HSE

#define RCC_PLLCFGR_PLLSRC_HSI

#define RCC_PLLCFGR_PLLQ_Pos

#define RCC_PLLCFGR_PLLQ_Msk

#define RCC_PLLCFGR_PLLQ

#define RCC_PLLCFGR_PLLQ_0

#define RCC_PLLCFGR_PLLQ_1

#define RCC_PLLCFGR_PLLQ_2

#define RCC_PLLCFGR_PLLQ_3

#define RCC_PLLR_SYSCLK_SUPPORT

#define RCC_PLLR_I2S_CLKSOURCE_SUPPORT

#define RCC_PLLCFGR_PLLR_Pos

#define RCC_PLLCFGR_PLLR_Msk

#define RCC_PLLCFGR_PLLR

#define RCC_PLLCFGR_PLLR_0

#define RCC_PLLCFGR_PLLR_1

#define RCC_PLLCFGR_PLLR_2

Bit definition for RCC_CFGR register

#define RCC_CFGR_SW_Pos

#define RCC_CFGR_SW_Msk

#define RCC_CFGR_SW

#define RCC_CFGR_SW_0

#define RCC_CFGR_SW_1

#define RCC_CFGR_SW_HSI

#define RCC_CFGR_SW_HSE

#define RCC_CFGR_SW_PLL

#define RCC_CFGR_SW_PLLR

#define RCC_CFGR_SWS_Pos

#define RCC_CFGR_SWS_Msk

#define RCC_CFGR_SWS

#define RCC_CFGR_SWS_0

#define RCC_CFGR_SWS_1

#define RCC_CFGR_SWS_HSI

#define RCC_CFGR_SWS_HSE

#define RCC_CFGR_SWS_PLL

#define RCC_CFGR_SWS_PLLR

#define RCC_CFGR_HPRE_Pos

#define RCC_CFGR_HPRE_Msk

#define RCC_CFGR_HPRE

#define RCC_CFGR_HPRE_0

#define RCC_CFGR_HPRE_1

#define RCC_CFGR_HPRE_2

#define RCC_CFGR_HPRE_3

#define RCC_CFGR_HPRE_DIV1

#define RCC_CFGR_HPRE_DIV2

#define RCC_CFGR_HPRE_DIV4

#define RCC_CFGR_HPRE_DIV8

#define RCC_CFGR_HPRE_DIV16

#define RCC_CFGR_HPRE_DIV64

#define RCC_CFGR_HPRE_DIV128

#define RCC_CFGR_HPRE_DIV256

#define RCC_CFGR_HPRE_DIV512

#define RCC_CFGR_PPRE1_Pos

#define RCC_CFGR_PPRE1_Msk

#define RCC_CFGR_PPRE1

#define RCC_CFGR_PPRE1_0

#define RCC_CFGR_PPRE1_1

#define RCC_CFGR_PPRE1_2

#define RCC_CFGR_PPRE1_DIV1

#define RCC_CFGR_PPRE1_DIV2

#define RCC_CFGR_PPRE1_DIV4

#define RCC_CFGR_PPRE1_DIV8

#define RCC_CFGR_PPRE1_DIV16

#define RCC_CFGR_PPRE2_Pos

#define RCC_CFGR_PPRE2_Msk

#define RCC_CFGR_PPRE2

#define RCC_CFGR_PPRE2_0

#define RCC_CFGR_PPRE2_1

#define RCC_CFGR_PPRE2_2

#define RCC_CFGR_PPRE2_DIV1

#define RCC_CFGR_PPRE2_DIV2

#define RCC_CFGR_PPRE2_DIV4

#define RCC_CFGR_PPRE2_DIV8

#define RCC_CFGR_PPRE2_DIV16

#define RCC_CFGR_RTCPRE_Pos

#define RCC_CFGR_RTCPRE_Msk

#define RCC_CFGR_RTCPRE

#define RCC_CFGR_RTCPRE_0

#define RCC_CFGR_RTCPRE_1

#define RCC_CFGR_RTCPRE_2

#define RCC_CFGR_RTCPRE_3

#define RCC_CFGR_RTCPRE_4

#define RCC_CFGR_MCO1_Pos

#define RCC_CFGR_MCO1_Msk

#define RCC_CFGR_MCO1

#define RCC_CFGR_MCO1_0

#define RCC_CFGR_MCO1_1

#define RCC_CFGR_MCO1PRE_Pos

#define RCC_CFGR_MCO1PRE_Msk

#define RCC_CFGR_MCO1PRE

#define RCC_CFGR_MCO1PRE_0

#define RCC_CFGR_MCO1PRE_1

#define RCC_CFGR_MCO1PRE_2

#define RCC_CFGR_MCO2PRE_Pos

#define RCC_CFGR_MCO2PRE_Msk

#define RCC_CFGR_MCO2PRE

#define RCC_CFGR_MCO2PRE_0

#define RCC_CFGR_MCO2PRE_1

#define RCC_CFGR_MCO2PRE_2

#define RCC_CFGR_MCO2_Pos

#define RCC_CFGR_MCO2_Msk

#define RCC_CFGR_MCO2

#define RCC_CFGR_MCO2_0

#define RCC_CFGR_MCO2_1

Bit definition for RCC_CIR register

#define RCC_CIR_LSIRDYF_Pos

#define RCC_CIR_LSIRDYF_Msk

#define RCC_CIR_LSIRDYF

#define RCC_CIR_LSERDYF_Pos

#define RCC_CIR_LSERDYF_Msk

#define RCC_CIR_LSERDYF

#define RCC_CIR_HSIRDYF_Pos

#define RCC_CIR_HSIRDYF_Msk

#define RCC_CIR_HSIRDYF

#define RCC_CIR_HSERDYF_Pos

#define RCC_CIR_HSERDYF_Msk

#define RCC_CIR_HSERDYF

#define RCC_CIR_PLLRDYF_Pos

#define RCC_CIR_PLLRDYF_Msk

#define RCC_CIR_PLLRDYF

#define RCC_CIR_PLLI2SRDYF_Pos

#define RCC_CIR_PLLI2SRDYF_Msk

#define RCC_CIR_PLLI2SRDYF

#define RCC_CIR_PLLSAIRDYF_Pos

#define RCC_CIR_PLLSAIRDYF_Msk

#define RCC_CIR_PLLSAIRDYF

#define RCC_CIR_CSSF_Pos

#define RCC_CIR_CSSF_Msk

#define RCC_CIR_CSSF

#define RCC_CIR_LSIRDYIE_Pos

#define RCC_CIR_LSIRDYIE_Msk

#define RCC_CIR_LSIRDYIE

#define RCC_CIR_LSERDYIE_Pos

#define RCC_CIR_LSERDYIE_Msk

#define RCC_CIR_LSERDYIE

#define RCC_CIR_HSIRDYIE_Pos

#define RCC_CIR_HSIRDYIE_Msk

#define RCC_CIR_HSIRDYIE

#define RCC_CIR_HSERDYIE_Pos

#define RCC_CIR_HSERDYIE_Msk

#define RCC_CIR_HSERDYIE

#define RCC_CIR_PLLRDYIE_Pos

#define RCC_CIR_PLLRDYIE_Msk

#define RCC_CIR_PLLRDYIE

#define RCC_CIR_PLLI2SRDYIE_Pos

#define RCC_CIR_PLLI2SRDYIE_Msk

#define RCC_CIR_PLLI2SRDYIE

#define RCC_CIR_PLLSAIRDYIE_Pos

#define RCC_CIR_PLLSAIRDYIE_Msk

#define RCC_CIR_PLLSAIRDYIE

#define RCC_CIR_LSIRDYC_Pos

#define RCC_CIR_LSIRDYC_Msk

#define RCC_CIR_LSIRDYC

#define RCC_CIR_LSERDYC_Pos

#define RCC_CIR_LSERDYC_Msk

#define RCC_CIR_LSERDYC

#define RCC_CIR_HSIRDYC_Pos

#define RCC_CIR_HSIRDYC_Msk

#define RCC_CIR_HSIRDYC

#define RCC_CIR_HSERDYC_Pos

#define RCC_CIR_HSERDYC_Msk

#define RCC_CIR_HSERDYC

#define RCC_CIR_PLLRDYC_Pos

#define RCC_CIR_PLLRDYC_Msk

#define RCC_CIR_PLLRDYC

#define RCC_CIR_PLLI2SRDYC_Pos

#define RCC_CIR_PLLI2SRDYC_Msk

#define RCC_CIR_PLLI2SRDYC

#define RCC_CIR_PLLSAIRDYC_Pos

#define RCC_CIR_PLLSAIRDYC_Msk

#define RCC_CIR_PLLSAIRDYC

#define RCC_CIR_CSSC_Pos

#define RCC_CIR_CSSC_Msk

#define RCC_CIR_CSSC

Bit definition for RCC_AHB1RSTR register

#define RCC_AHB1RSTR_GPIOARST_Pos

#define RCC_AHB1RSTR_GPIOARST_Msk

#define RCC_AHB1RSTR_GPIOARST

#define RCC_AHB1RSTR_GPIOBRST_Pos

#define RCC_AHB1RSTR_GPIOBRST_Msk

#define RCC_AHB1RSTR_GPIOBRST

#define RCC_AHB1RSTR_GPIOCRST_Pos

#define RCC_AHB1RSTR_GPIOCRST_Msk

#define RCC_AHB1RSTR_GPIOCRST

#define RCC_AHB1RSTR_GPIODRST_Pos

#define RCC_AHB1RSTR_GPIODRST_Msk

#define RCC_AHB1RSTR_GPIODRST

#define RCC_AHB1RSTR_GPIOERST_Pos

#define RCC_AHB1RSTR_GPIOERST_Msk

#define RCC_AHB1RSTR_GPIOERST

#define RCC_AHB1RSTR_GPIOFRST_Pos

#define RCC_AHB1RSTR_GPIOFRST_Msk

#define RCC_AHB1RSTR_GPIOFRST

#define RCC_AHB1RSTR_GPIOGRST_Pos

#define RCC_AHB1RSTR_GPIOGRST_Msk

#define RCC_AHB1RSTR_GPIOGRST

#define RCC_AHB1RSTR_GPIOHRST_Pos

#define RCC_AHB1RSTR_GPIOHRST_Msk

#define RCC_AHB1RSTR_GPIOHRST

#define RCC_AHB1RSTR_CRCRST_Pos

#define RCC_AHB1RSTR_CRCRST_Msk

#define RCC_AHB1RSTR_CRCRST

#define RCC_AHB1RSTR_DMA1RST_Pos

#define RCC_AHB1RSTR_DMA1RST_Msk

#define RCC_AHB1RSTR_DMA1RST

#define RCC_AHB1RSTR_DMA2RST_Pos

#define RCC_AHB1RSTR_DMA2RST_Msk

#define RCC_AHB1RSTR_DMA2RST

#define RCC_AHB1RSTR_OTGHRST_Pos

#define RCC_AHB1RSTR_OTGHRST_Msk

#define RCC_AHB1RSTR_OTGHRST

Bit definition for RCC_AHB2RSTR register

#define RCC_AHB2RSTR_DCMIRST_Pos

#define RCC_AHB2RSTR_DCMIRST_Msk

#define RCC_AHB2RSTR_DCMIRST

#define RCC_AHB2RSTR_OTGFSRST_Pos

#define RCC_AHB2RSTR_OTGFSRST_Msk

#define RCC_AHB2RSTR_OTGFSRST

Bit definition for RCC_AHB3RSTR register

#define RCC_AHB3RSTR_FMCRST_Pos

#define RCC_AHB3RSTR_FMCRST_Msk

#define RCC_AHB3RSTR_FMCRST

#define RCC_AHB3RSTR_QSPIRST_Pos

#define RCC_AHB3RSTR_QSPIRST_Msk

#define RCC_AHB3RSTR_QSPIRST

Bit definition for RCC_APB1RSTR register

#define RCC_APB1RSTR_TIM2RST_Pos

#define RCC_APB1RSTR_TIM2RST_Msk

#define RCC_APB1RSTR_TIM2RST

#define RCC_APB1RSTR_TIM3RST_Pos

#define RCC_APB1RSTR_TIM3RST_Msk

#define RCC_APB1RSTR_TIM3RST

#define RCC_APB1RSTR_TIM4RST_Pos

#define RCC_APB1RSTR_TIM4RST_Msk

#define RCC_APB1RSTR_TIM4RST

#define RCC_APB1RSTR_TIM5RST_Pos

#define RCC_APB1RSTR_TIM5RST_Msk

#define RCC_APB1RSTR_TIM5RST

#define RCC_APB1RSTR_TIM6RST_Pos

#define RCC_APB1RSTR_TIM6RST_Msk

#define RCC_APB1RSTR_TIM6RST

#define RCC_APB1RSTR_TIM7RST_Pos

#define RCC_APB1RSTR_TIM7RST_Msk

#define RCC_APB1RSTR_TIM7RST

#define RCC_APB1RSTR_TIM12RST_Pos

#define RCC_APB1RSTR_TIM12RST_Msk

#define RCC_APB1RSTR_TIM12RST

#define RCC_APB1RSTR_TIM13RST_Pos

#define RCC_APB1RSTR_TIM13RST_Msk

#define RCC_APB1RSTR_TIM13RST

#define RCC_APB1RSTR_TIM14RST_Pos

#define RCC_APB1RSTR_TIM14RST_Msk

#define RCC_APB1RSTR_TIM14RST

#define RCC_APB1RSTR_WWDGRST_Pos

#define RCC_APB1RSTR_WWDGRST_Msk

#define RCC_APB1RSTR_WWDGRST

#define RCC_APB1RSTR_SPI2RST_Pos

#define RCC_APB1RSTR_SPI2RST_Msk

#define RCC_APB1RSTR_SPI2RST

#define RCC_APB1RSTR_SPI3RST_Pos

#define RCC_APB1RSTR_SPI3RST_Msk

#define RCC_APB1RSTR_SPI3RST

#define RCC_APB1RSTR_SPDIFRXRST_Pos

#define RCC_APB1RSTR_SPDIFRXRST_Msk

#define RCC_APB1RSTR_SPDIFRXRST

#define RCC_APB1RSTR_USART2RST_Pos

#define RCC_APB1RSTR_USART2RST_Msk

#define RCC_APB1RSTR_USART2RST

#define RCC_APB1RSTR_USART3RST_Pos

#define RCC_APB1RSTR_USART3RST_Msk

#define RCC_APB1RSTR_USART3RST

#define RCC_APB1RSTR_UART4RST_Pos

#define RCC_APB1RSTR_UART4RST_Msk

#define RCC_APB1RSTR_UART4RST

#define RCC_APB1RSTR_UART5RST_Pos

#define RCC_APB1RSTR_UART5RST_Msk

#define RCC_APB1RSTR_UART5RST

#define RCC_APB1RSTR_I2C1RST_Pos

#define RCC_APB1RSTR_I2C1RST_Msk

#define RCC_APB1RSTR_I2C1RST

#define RCC_APB1RSTR_I2C2RST_Pos

#define RCC_APB1RSTR_I2C2RST_Msk

#define RCC_APB1RSTR_I2C2RST

#define RCC_APB1RSTR_I2C3RST_Pos

#define RCC_APB1RSTR_I2C3RST_Msk

#define RCC_APB1RSTR_I2C3RST

#define RCC_APB1RSTR_FMPI2C1RST_Pos

#define RCC_APB1RSTR_FMPI2C1RST_Msk

#define RCC_APB1RSTR_FMPI2C1RST

#define RCC_APB1RSTR_CAN1RST_Pos

#define RCC_APB1RSTR_CAN1RST_Msk

#define RCC_APB1RSTR_CAN1RST

#define RCC_APB1RSTR_CAN2RST_Pos

#define RCC_APB1RSTR_CAN2RST_Msk

#define RCC_APB1RSTR_CAN2RST

#define RCC_APB1RSTR_CECRST_Pos

#define RCC_APB1RSTR_CECRST_Msk

#define RCC_APB1RSTR_CECRST

#define RCC_APB1RSTR_PWRRST_Pos

#define RCC_APB1RSTR_PWRRST_Msk

#define RCC_APB1RSTR_PWRRST

#define RCC_APB1RSTR_DACRST_Pos

#define RCC_APB1RSTR_DACRST_Msk

#define RCC_APB1RSTR_DACRST

Bit definition for RCC_APB2RSTR register

#define RCC_APB2RSTR_TIM1RST_Pos

#define RCC_APB2RSTR_TIM1RST_Msk

#define RCC_APB2RSTR_TIM1RST

#define RCC_APB2RSTR_TIM8RST_Pos

#define RCC_APB2RSTR_TIM8RST_Msk

#define RCC_APB2RSTR_TIM8RST

#define RCC_APB2RSTR_USART1RST_Pos

#define RCC_APB2RSTR_USART1RST_Msk

#define RCC_APB2RSTR_USART1RST

#define RCC_APB2RSTR_USART6RST_Pos

#define RCC_APB2RSTR_USART6RST_Msk

#define RCC_APB2RSTR_USART6RST

#define RCC_APB2RSTR_ADCRST_Pos

#define RCC_APB2RSTR_ADCRST_Msk

#define RCC_APB2RSTR_ADCRST

#define RCC_APB2RSTR_SDIORST_Pos

#define RCC_APB2RSTR_SDIORST_Msk

#define RCC_APB2RSTR_SDIORST

#define RCC_APB2RSTR_SPI1RST_Pos

#define RCC_APB2RSTR_SPI1RST_Msk

#define RCC_APB2RSTR_SPI1RST

#define RCC_APB2RSTR_SPI4RST_Pos

#define RCC_APB2RSTR_SPI4RST_Msk

#define RCC_APB2RSTR_SPI4RST

#define RCC_APB2RSTR_SYSCFGRST_Pos

#define RCC_APB2RSTR_SYSCFGRST_Msk

#define RCC_APB2RSTR_SYSCFGRST

#define RCC_APB2RSTR_TIM9RST_Pos

#define RCC_APB2RSTR_TIM9RST_Msk

#define RCC_APB2RSTR_TIM9RST

#define RCC_APB2RSTR_TIM10RST_Pos

#define RCC_APB2RSTR_TIM10RST_Msk

#define RCC_APB2RSTR_TIM10RST

#define RCC_APB2RSTR_TIM11RST_Pos

#define RCC_APB2RSTR_TIM11RST_Msk

#define RCC_APB2RSTR_TIM11RST

#define RCC_APB2RSTR_SAI1RST_Pos

#define RCC_APB2RSTR_SAI1RST_Msk

#define RCC_APB2RSTR_SAI1RST

#define RCC_APB2RSTR_SAI2RST_Pos

#define RCC_APB2RSTR_SAI2RST_Msk

#define RCC_APB2RSTR_SAI2RST

#define RCC_APB2RSTR_SPI1

Bit definition for RCC_AHB1ENR register

#define RCC_AHB1ENR_GPIOAEN_Pos

#define RCC_AHB1ENR_GPIOAEN_Msk

#define RCC_AHB1ENR_GPIOAEN

#define RCC_AHB1ENR_GPIOBEN_Pos

#define RCC_AHB1ENR_GPIOBEN_Msk

#define RCC_AHB1ENR_GPIOBEN

#define RCC_AHB1ENR_GPIOCEN_Pos

#define RCC_AHB1ENR_GPIOCEN_Msk

#define RCC_AHB1ENR_GPIOCEN

#define RCC_AHB1ENR_GPIODEN_Pos

#define RCC_AHB1ENR_GPIODEN_Msk

#define RCC_AHB1ENR_GPIODEN

#define RCC_AHB1ENR_GPIOEEN_Pos

#define RCC_AHB1ENR_GPIOEEN_Msk

#define RCC_AHB1ENR_GPIOEEN

#define RCC_AHB1ENR_GPIOFEN_Pos

#define RCC_AHB1ENR_GPIOFEN_Msk

#define RCC_AHB1ENR_GPIOFEN

#define RCC_AHB1ENR_GPIOGEN_Pos

#define RCC_AHB1ENR_GPIOGEN_Msk

#define RCC_AHB1ENR_GPIOGEN

#define RCC_AHB1ENR_GPIOHEN_Pos

#define RCC_AHB1ENR_GPIOHEN_Msk

#define RCC_AHB1ENR_GPIOHEN

#define RCC_AHB1ENR_CRCEN_Pos

#define RCC_AHB1ENR_CRCEN_Msk

#define RCC_AHB1ENR_CRCEN

#define RCC_AHB1ENR_BKPSRAMEN_Pos

#define RCC_AHB1ENR_BKPSRAMEN_Msk

#define RCC_AHB1ENR_BKPSRAMEN

#define RCC_AHB1ENR_DMA1EN_Pos

#define RCC_AHB1ENR_DMA1EN_Msk

#define RCC_AHB1ENR_DMA1EN

#define RCC_AHB1ENR_DMA2EN_Pos

#define RCC_AHB1ENR_DMA2EN_Msk

#define RCC_AHB1ENR_DMA2EN

#define RCC_AHB1ENR_OTGHSEN_Pos

#define RCC_AHB1ENR_OTGHSEN_Msk

#define RCC_AHB1ENR_OTGHSEN

#define RCC_AHB1ENR_OTGHSULPIEN_Pos

#define RCC_AHB1ENR_OTGHSULPIEN_Msk

#define RCC_AHB1ENR_OTGHSULPIEN

Bit definition for RCC_AHB2ENR register

#define RCC_AHB2_SUPPORT

#define RCC_AHB2ENR_DCMIEN_Pos

#define RCC_AHB2ENR_DCMIEN_Msk

#define RCC_AHB2ENR_DCMIEN

#define RCC_AHB2ENR_OTGFSEN_Pos

#define RCC_AHB2ENR_OTGFSEN_Msk

#define RCC_AHB2ENR_OTGFSEN

Bit definition for RCC_AHB3ENR register

#define RCC_AHB3_SUPPORT

#define RCC_AHB3ENR_FMCEN_Pos

#define RCC_AHB3ENR_FMCEN_Msk

#define RCC_AHB3ENR_FMCEN

#define RCC_AHB3ENR_QSPIEN_Pos

#define RCC_AHB3ENR_QSPIEN_Msk

#define RCC_AHB3ENR_QSPIEN

Bit definition for RCC_APB1ENR register

#define RCC_APB1ENR_TIM2EN_Pos

#define RCC_APB1ENR_TIM2EN_Msk

#define RCC_APB1ENR_TIM2EN

#define RCC_APB1ENR_TIM3EN_Pos

#define RCC_APB1ENR_TIM3EN_Msk

#define RCC_APB1ENR_TIM3EN

#define RCC_APB1ENR_TIM4EN_Pos

#define RCC_APB1ENR_TIM4EN_Msk

#define RCC_APB1ENR_TIM4EN

#define RCC_APB1ENR_TIM5EN_Pos

#define RCC_APB1ENR_TIM5EN_Msk

#define RCC_APB1ENR_TIM5EN

#define RCC_APB1ENR_TIM6EN_Pos

#define RCC_APB1ENR_TIM6EN_Msk

#define RCC_APB1ENR_TIM6EN

#define RCC_APB1ENR_TIM7EN_Pos

#define RCC_APB1ENR_TIM7EN_Msk

#define RCC_APB1ENR_TIM7EN

#define RCC_APB1ENR_TIM12EN_Pos

#define RCC_APB1ENR_TIM12EN_Msk

#define RCC_APB1ENR_TIM12EN

#define RCC_APB1ENR_TIM13EN_Pos

#define RCC_APB1ENR_TIM13EN_Msk

#define RCC_APB1ENR_TIM13EN

#define RCC_APB1ENR_TIM14EN_Pos

#define RCC_APB1ENR_TIM14EN_Msk

#define RCC_APB1ENR_TIM14EN

#define RCC_APB1ENR_WWDGEN_Pos

#define RCC_APB1ENR_WWDGEN_Msk

#define RCC_APB1ENR_WWDGEN

#define RCC_APB1ENR_SPI2EN_Pos

#define RCC_APB1ENR_SPI2EN_Msk

#define RCC_APB1ENR_SPI2EN

#define RCC_APB1ENR_SPI3EN_Pos

#define RCC_APB1ENR_SPI3EN_Msk

#define RCC_APB1ENR_SPI3EN

#define RCC_APB1ENR_SPDIFRXEN_Pos

#define RCC_APB1ENR_SPDIFRXEN_Msk

#define RCC_APB1ENR_SPDIFRXEN

#define RCC_APB1ENR_USART2EN_Pos

#define RCC_APB1ENR_USART2EN_Msk

#define RCC_APB1ENR_USART2EN

#define RCC_APB1ENR_USART3EN_Pos

#define RCC_APB1ENR_USART3EN_Msk

#define RCC_APB1ENR_USART3EN

#define RCC_APB1ENR_UART4EN_Pos

#define RCC_APB1ENR_UART4EN_Msk

#define RCC_APB1ENR_UART4EN

#define RCC_APB1ENR_UART5EN_Pos

#define RCC_APB1ENR_UART5EN_Msk

#define RCC_APB1ENR_UART5EN

#define RCC_APB1ENR_I2C1EN_Pos

#define RCC_APB1ENR_I2C1EN_Msk

#define RCC_APB1ENR_I2C1EN

#define RCC_APB1ENR_I2C2EN_Pos

#define RCC_APB1ENR_I2C2EN_Msk

#define RCC_APB1ENR_I2C2EN

#define RCC_APB1ENR_I2C3EN_Pos

#define RCC_APB1ENR_I2C3EN_Msk

#define RCC_APB1ENR_I2C3EN

#define RCC_APB1ENR_FMPI2C1EN_Pos

#define RCC_APB1ENR_FMPI2C1EN_Msk

#define RCC_APB1ENR_FMPI2C1EN

#define RCC_APB1ENR_CAN1EN_Pos

#define RCC_APB1ENR_CAN1EN_Msk

#define RCC_APB1ENR_CAN1EN

#define RCC_APB1ENR_CAN2EN_Pos

#define RCC_APB1ENR_CAN2EN_Msk

#define RCC_APB1ENR_CAN2EN

#define RCC_APB1ENR_CECEN_Pos

#define RCC_APB1ENR_CECEN_Msk

#define RCC_APB1ENR_CECEN

#define RCC_APB1ENR_PWREN_Pos

#define RCC_APB1ENR_PWREN_Msk

#define RCC_APB1ENR_PWREN

#define RCC_APB1ENR_DACEN_Pos

#define RCC_APB1ENR_DACEN_Msk

#define RCC_APB1ENR_DACEN

Bit definition for RCC_APB2ENR register

#define RCC_APB2ENR_TIM1EN_Pos

#define RCC_APB2ENR_TIM1EN_Msk

#define RCC_APB2ENR_TIM1EN

#define RCC_APB2ENR_TIM8EN_Pos

#define RCC_APB2ENR_TIM8EN_Msk

#define RCC_APB2ENR_TIM8EN

#define RCC_APB2ENR_USART1EN_Pos

#define RCC_APB2ENR_USART1EN_Msk

#define RCC_APB2ENR_USART1EN

#define RCC_APB2ENR_USART6EN_Pos

#define RCC_APB2ENR_USART6EN_Msk

#define RCC_APB2ENR_USART6EN

#define RCC_APB2ENR_ADC1EN_Pos

#define RCC_APB2ENR_ADC1EN_Msk

#define RCC_APB2ENR_ADC1EN

#define RCC_APB2ENR_ADC2EN_Pos

#define RCC_APB2ENR_ADC2EN_Msk

#define RCC_APB2ENR_ADC2EN

#define RCC_APB2ENR_ADC3EN_Pos

#define RCC_APB2ENR_ADC3EN_Msk

#define RCC_APB2ENR_ADC3EN

#define RCC_APB2ENR_SDIOEN_Pos

#define RCC_APB2ENR_SDIOEN_Msk

#define RCC_APB2ENR_SDIOEN

#define RCC_APB2ENR_SPI1EN_Pos

#define RCC_APB2ENR_SPI1EN_Msk

#define RCC_APB2ENR_SPI1EN

#define RCC_APB2ENR_SPI4EN_Pos

#define RCC_APB2ENR_SPI4EN_Msk

#define RCC_APB2ENR_SPI4EN

#define RCC_APB2ENR_SYSCFGEN_Pos

#define RCC_APB2ENR_SYSCFGEN_Msk

#define RCC_APB2ENR_SYSCFGEN

#define RCC_APB2ENR_TIM9EN_Pos

#define RCC_APB2ENR_TIM9EN_Msk

#define RCC_APB2ENR_TIM9EN

#define RCC_APB2ENR_TIM10EN_Pos

#define RCC_APB2ENR_TIM10EN_Msk

#define RCC_APB2ENR_TIM10EN

#define RCC_APB2ENR_TIM11EN_Pos

#define RCC_APB2ENR_TIM11EN_Msk

#define RCC_APB2ENR_TIM11EN

#define RCC_APB2ENR_SAI1EN_Pos

#define RCC_APB2ENR_SAI1EN_Msk

#define RCC_APB2ENR_SAI1EN

#define RCC_APB2ENR_SAI2EN_Pos

#define RCC_APB2ENR_SAI2EN_Msk

#define RCC_APB2ENR_SAI2EN

Bit definition for RCC_AHB1LPENR register

#define RCC_AHB1LPENR_GPIOALPEN_Pos

#define RCC_AHB1LPENR_GPIOALPEN_Msk

#define RCC_AHB1LPENR_GPIOALPEN

#define RCC_AHB1LPENR_GPIOBLPEN_Pos

#define RCC_AHB1LPENR_GPIOBLPEN_Msk

#define RCC_AHB1LPENR_GPIOBLPEN

#define RCC_AHB1LPENR_GPIOCLPEN_Pos

#define RCC_AHB1LPENR_GPIOCLPEN_Msk

#define RCC_AHB1LPENR_GPIOCLPEN

#define RCC_AHB1LPENR_GPIODLPEN_Pos

#define RCC_AHB1LPENR_GPIODLPEN_Msk

#define RCC_AHB1LPENR_GPIODLPEN

#define RCC_AHB1LPENR_GPIOELPEN_Pos

#define RCC_AHB1LPENR_GPIOELPEN_Msk

#define RCC_AHB1LPENR_GPIOELPEN

#define RCC_AHB1LPENR_GPIOFLPEN_Pos

#define RCC_AHB1LPENR_GPIOFLPEN_Msk

#define RCC_AHB1LPENR_GPIOFLPEN

#define RCC_AHB1LPENR_GPIOGLPEN_Pos

#define RCC_AHB1LPENR_GPIOGLPEN_Msk

#define RCC_AHB1LPENR_GPIOGLPEN

#define RCC_AHB1LPENR_GPIOHLPEN_Pos

#define RCC_AHB1LPENR_GPIOHLPEN_Msk

#define RCC_AHB1LPENR_GPIOHLPEN

#define RCC_AHB1LPENR_CRCLPEN_Pos

#define RCC_AHB1LPENR_CRCLPEN_Msk

#define RCC_AHB1LPENR_CRCLPEN

#define RCC_AHB1LPENR_FLITFLPEN_Pos

#define RCC_AHB1LPENR_FLITFLPEN_Msk

#define RCC_AHB1LPENR_FLITFLPEN

#define RCC_AHB1LPENR_SRAM1LPEN_Pos

#define RCC_AHB1LPENR_SRAM1LPEN_Msk

#define RCC_AHB1LPENR_SRAM1LPEN

#define RCC_AHB1LPENR_SRAM2LPEN_Pos

#define RCC_AHB1LPENR_SRAM2LPEN_Msk

#define RCC_AHB1LPENR_SRAM2LPEN

#define RCC_AHB1LPENR_BKPSRAMLPEN_Pos

#define RCC_AHB1LPENR_BKPSRAMLPEN_Msk

#define RCC_AHB1LPENR_BKPSRAMLPEN

#define RCC_AHB1LPENR_DMA1LPEN_Pos

#define RCC_AHB1LPENR_DMA1LPEN_Msk

#define RCC_AHB1LPENR_DMA1LPEN

#define RCC_AHB1LPENR_DMA2LPEN_Pos

#define RCC_AHB1LPENR_DMA2LPEN_Msk

#define RCC_AHB1LPENR_DMA2LPEN

#define RCC_AHB1LPENR_OTGHSLPEN_Pos

#define RCC_AHB1LPENR_OTGHSLPEN_Msk

#define RCC_AHB1LPENR_OTGHSLPEN

#define RCC_AHB1LPENR_OTGHSULPILPEN_Pos

#define RCC_AHB1LPENR_OTGHSULPILPEN_Msk

#define RCC_AHB1LPENR_OTGHSULPILPEN

Bit definition for RCC_AHB2LPENR register

#define RCC_AHB2LPENR_DCMILPEN_Pos

#define RCC_AHB2LPENR_DCMILPEN_Msk

#define RCC_AHB2LPENR_DCMILPEN

#define RCC_AHB2LPENR_OTGFSLPEN_Pos

#define RCC_AHB2LPENR_OTGFSLPEN_Msk

#define RCC_AHB2LPENR_OTGFSLPEN

Bit definition for RCC_AHB3LPENR register

#define RCC_AHB3LPENR_FMCLPEN_Pos

#define RCC_AHB3LPENR_FMCLPEN_Msk

#define RCC_AHB3LPENR_FMCLPEN

#define RCC_AHB3LPENR_QSPILPEN_Pos

#define RCC_AHB3LPENR_QSPILPEN_Msk

#define RCC_AHB3LPENR_QSPILPEN

Bit definition for RCC_APB1LPENR register

#define RCC_APB1LPENR_TIM2LPEN_Pos

#define RCC_APB1LPENR_TIM2LPEN_Msk

#define RCC_APB1LPENR_TIM2LPEN

#define RCC_APB1LPENR_TIM3LPEN_Pos

#define RCC_APB1LPENR_TIM3LPEN_Msk

#define RCC_APB1LPENR_TIM3LPEN

#define RCC_APB1LPENR_TIM4LPEN_Pos

#define RCC_APB1LPENR_TIM4LPEN_Msk

#define RCC_APB1LPENR_TIM4LPEN

#define RCC_APB1LPENR_TIM5LPEN_Pos

#define RCC_APB1LPENR_TIM5LPEN_Msk

#define RCC_APB1LPENR_TIM5LPEN

#define RCC_APB1LPENR_TIM6LPEN_Pos

#define RCC_APB1LPENR_TIM6LPEN_Msk

#define RCC_APB1LPENR_TIM6LPEN

#define RCC_APB1LPENR_TIM7LPEN_Pos

#define RCC_APB1LPENR_TIM7LPEN_Msk

#define RCC_APB1LPENR_TIM7LPEN

#define RCC_APB1LPENR_TIM12LPEN_Pos

#define RCC_APB1LPENR_TIM12LPEN_Msk

#define RCC_APB1LPENR_TIM12LPEN

#define RCC_APB1LPENR_TIM13LPEN_Pos

#define RCC_APB1LPENR_TIM13LPEN_Msk

#define RCC_APB1LPENR_TIM13LPEN

#define RCC_APB1LPENR_TIM14LPEN_Pos

#define RCC_APB1LPENR_TIM14LPEN_Msk

#define RCC_APB1LPENR_TIM14LPEN

#define RCC_APB1LPENR_WWDGLPEN_Pos

#define RCC_APB1LPENR_WWDGLPEN_Msk

#define RCC_APB1LPENR_WWDGLPEN

#define RCC_APB1LPENR_SPI2LPEN_Pos

#define RCC_APB1LPENR_SPI2LPEN_Msk

#define RCC_APB1LPENR_SPI2LPEN

#define RCC_APB1LPENR_SPI3LPEN_Pos

#define RCC_APB1LPENR_SPI3LPEN_Msk

#define RCC_APB1LPENR_SPI3LPEN

#define RCC_APB1LPENR_SPDIFRXLPEN_Pos

#define RCC_APB1LPENR_SPDIFRXLPEN_Msk

#define RCC_APB1LPENR_SPDIFRXLPEN

#define RCC_APB1LPENR_USART2LPEN_Pos

#define RCC_APB1LPENR_USART2LPEN_Msk

#define RCC_APB1LPENR_USART2LPEN

#define RCC_APB1LPENR_USART3LPEN_Pos

#define RCC_APB1LPENR_USART3LPEN_Msk

#define RCC_APB1LPENR_USART3LPEN

#define RCC_APB1LPENR_UART4LPEN_Pos

#define RCC_APB1LPENR_UART4LPEN_Msk

#define RCC_APB1LPENR_UART4LPEN

#define RCC_APB1LPENR_UART5LPEN_Pos

#define RCC_APB1LPENR_UART5LPEN_Msk

#define RCC_APB1LPENR_UART5LPEN

#define RCC_APB1LPENR_I2C1LPEN_Pos

#define RCC_APB1LPENR_I2C1LPEN_Msk

#define RCC_APB1LPENR_I2C1LPEN

#define RCC_APB1LPENR_I2C2LPEN_Pos

#define RCC_APB1LPENR_I2C2LPEN_Msk

#define RCC_APB1LPENR_I2C2LPEN

#define RCC_APB1LPENR_I2C3LPEN_Pos

#define RCC_APB1LPENR_I2C3LPEN_Msk

#define RCC_APB1LPENR_I2C3LPEN

#define RCC_APB1LPENR_FMPI2C1LPEN_Pos

#define RCC_APB1LPENR_FMPI2C1LPEN_Msk

#define RCC_APB1LPENR_FMPI2C1LPEN

#define RCC_APB1LPENR_CAN1LPEN_Pos

#define RCC_APB1LPENR_CAN1LPEN_Msk

#define RCC_APB1LPENR_CAN1LPEN

#define RCC_APB1LPENR_CAN2LPEN_Pos

#define RCC_APB1LPENR_CAN2LPEN_Msk

#define RCC_APB1LPENR_CAN2LPEN

#define RCC_APB1LPENR_CECLPEN_Pos

#define RCC_APB1LPENR_CECLPEN_Msk

#define RCC_APB1LPENR_CECLPEN

#define RCC_APB1LPENR_PWRLPEN_Pos

#define RCC_APB1LPENR_PWRLPEN_Msk

#define RCC_APB1LPENR_PWRLPEN

#define RCC_APB1LPENR_DACLPEN_Pos

#define RCC_APB1LPENR_DACLPEN_Msk

#define RCC_APB1LPENR_DACLPEN

Bit definition for RCC_APB2LPENR register

#define RCC_APB2LPENR_TIM1LPEN_Pos

#define RCC_APB2LPENR_TIM1LPEN_Msk

#define RCC_APB2LPENR_TIM1LPEN

#define RCC_APB2LPENR_TIM8LPEN_Pos

#define RCC_APB2LPENR_TIM8LPEN_Msk

#define RCC_APB2LPENR_TIM8LPEN

#define RCC_APB2LPENR_USART1LPEN_Pos

#define RCC_APB2LPENR_USART1LPEN_Msk

#define RCC_APB2LPENR_USART1LPEN

#define RCC_APB2LPENR_USART6LPEN_Pos

#define RCC_APB2LPENR_USART6LPEN_Msk

#define RCC_APB2LPENR_USART6LPEN

#define RCC_APB2LPENR_ADC1LPEN_Pos

#define RCC_APB2LPENR_ADC1LPEN_Msk

#define RCC_APB2LPENR_ADC1LPEN

#define RCC_APB2LPENR_ADC2LPEN_Pos

#define RCC_APB2LPENR_ADC2LPEN_Msk

#define RCC_APB2LPENR_ADC2LPEN

#define RCC_APB2LPENR_ADC3LPEN_Pos

#define RCC_APB2LPENR_ADC3LPEN_Msk

#define RCC_APB2LPENR_ADC3LPEN

#define RCC_APB2LPENR_SDIOLPEN_Pos

#define RCC_APB2LPENR_SDIOLPEN_Msk

#define RCC_APB2LPENR_SDIOLPEN

#define RCC_APB2LPENR_SPI1LPEN_Pos

#define RCC_APB2LPENR_SPI1LPEN_Msk

#define RCC_APB2LPENR_SPI1LPEN

#define RCC_APB2LPENR_SPI4LPEN_Pos

#define RCC_APB2LPENR_SPI4LPEN_Msk

#define RCC_APB2LPENR_SPI4LPEN

#define RCC_APB2LPENR_SYSCFGLPEN_Pos

#define RCC_APB2LPENR_SYSCFGLPEN_Msk

#define RCC_APB2LPENR_SYSCFGLPEN

#define RCC_APB2LPENR_TIM9LPEN_Pos

#define RCC_APB2LPENR_TIM9LPEN_Msk

#define RCC_APB2LPENR_TIM9LPEN

#define RCC_APB2LPENR_TIM10LPEN_Pos

#define RCC_APB2LPENR_TIM10LPEN_Msk

#define RCC_APB2LPENR_TIM10LPEN

#define RCC_APB2LPENR_TIM11LPEN_Pos

#define RCC_APB2LPENR_TIM11LPEN_Msk

#define RCC_APB2LPENR_TIM11LPEN

#define RCC_APB2LPENR_SAI1LPEN_Pos

#define RCC_APB2LPENR_SAI1LPEN_Msk

#define RCC_APB2LPENR_SAI1LPEN

#define RCC_APB2LPENR_SAI2LPEN_Pos

#define RCC_APB2LPENR_SAI2LPEN_Msk

#define RCC_APB2LPENR_SAI2LPEN

Bit definition for RCC_BDCR register

#define RCC_BDCR_LSEON_Pos

#define RCC_BDCR_LSEON_Msk

#define RCC_BDCR_LSEON

#define RCC_BDCR_LSERDY_Pos

#define RCC_BDCR_LSERDY_Msk

#define RCC_BDCR_LSERDY

#define RCC_BDCR_LSEBYP_Pos

#define RCC_BDCR_LSEBYP_Msk

#define RCC_BDCR_LSEBYP

#define RCC_BDCR_LSEMOD_Pos

#define RCC_BDCR_LSEMOD_Msk

#define RCC_BDCR_LSEMOD

#define RCC_BDCR_RTCSEL_Pos

#define RCC_BDCR_RTCSEL_Msk

#define RCC_BDCR_RTCSEL

#define RCC_BDCR_RTCSEL_0

#define RCC_BDCR_RTCSEL_1

#define RCC_BDCR_RTCEN_Pos

#define RCC_BDCR_RTCEN_Msk

#define RCC_BDCR_RTCEN

#define RCC_BDCR_BDRST_Pos

#define RCC_BDCR_BDRST_Msk

#define RCC_BDCR_BDRST

Bit definition for RCC_CSR register

#define RCC_CSR_LSION_Pos

#define RCC_CSR_LSION_Msk

#define RCC_CSR_LSION

#define RCC_CSR_LSIRDY_Pos

#define RCC_CSR_LSIRDY_Msk

#define RCC_CSR_LSIRDY

#define RCC_CSR_RMVF_Pos

#define RCC_CSR_RMVF_Msk

#define RCC_CSR_RMVF

#define RCC_CSR_BORRSTF_Pos

#define RCC_CSR_BORRSTF_Msk

#define RCC_CSR_BORRSTF

#define RCC_CSR_PINRSTF_Pos

#define RCC_CSR_PINRSTF_Msk

#define RCC_CSR_PINRSTF

#define RCC_CSR_PORRSTF_Pos

#define RCC_CSR_PORRSTF_Msk

#define RCC_CSR_PORRSTF

#define RCC_CSR_SFTRSTF_Pos

#define RCC_CSR_SFTRSTF_Msk

#define RCC_CSR_SFTRSTF

#define RCC_CSR_IWDGRSTF_Pos

#define RCC_CSR_IWDGRSTF_Msk

#define RCC_CSR_IWDGRSTF

#define RCC_CSR_WWDGRSTF_Pos

#define RCC_CSR_WWDGRSTF_Msk

#define RCC_CSR_WWDGRSTF

#define RCC_CSR_LPWRRSTF_Pos

#define RCC_CSR_LPWRRSTF_Msk

#define RCC_CSR_LPWRRSTF

#define RCC_CSR_PADRSTF

#define RCC_CSR_WDGRSTF

Bit definition for RCC_SSCGR register

#define RCC_SSCGR_MODPER_Pos

#define RCC_SSCGR_MODPER_Msk

#define RCC_SSCGR_MODPER

#define RCC_SSCGR_INCSTEP_Pos

#define RCC_SSCGR_INCSTEP_Msk

#define RCC_SSCGR_INCSTEP

#define RCC_SSCGR_SPREADSEL_Pos

#define RCC_SSCGR_SPREADSEL_Msk

#define RCC_SSCGR_SPREADSEL

#define RCC_SSCGR_SSCGEN_Pos

#define RCC_SSCGR_SSCGEN_Msk

#define RCC_SSCGR_SSCGEN

Bit definition for RCC_PLLI2SCFGR register

#define RCC_PLLI2SCFGR_PLLI2SM_Pos

#define RCC_PLLI2SCFGR_PLLI2SM_Msk

#define RCC_PLLI2SCFGR_PLLI2SM

#define RCC_PLLI2SCFGR_PLLI2SM_0

#define RCC_PLLI2SCFGR_PLLI2SM_1

#define RCC_PLLI2SCFGR_PLLI2SM_2

#define RCC_PLLI2SCFGR_PLLI2SM_3

#define RCC_PLLI2SCFGR_PLLI2SM_4

#define RCC_PLLI2SCFGR_PLLI2SM_5

#define RCC_PLLI2SCFGR_PLLI2SN_Pos

#define RCC_PLLI2SCFGR_PLLI2SN_Msk

#define RCC_PLLI2SCFGR_PLLI2SN

#define RCC_PLLI2SCFGR_PLLI2SN_0

#define RCC_PLLI2SCFGR_PLLI2SN_1

#define RCC_PLLI2SCFGR_PLLI2SN_2

#define RCC_PLLI2SCFGR_PLLI2SN_3

#define RCC_PLLI2SCFGR_PLLI2SN_4

#define RCC_PLLI2SCFGR_PLLI2SN_5

#define RCC_PLLI2SCFGR_PLLI2SN_6

#define RCC_PLLI2SCFGR_PLLI2SN_7

#define RCC_PLLI2SCFGR_PLLI2SN_8

#define RCC_PLLI2SCFGR_PLLI2SP_Pos

#define RCC_PLLI2SCFGR_PLLI2SP_Msk

#define RCC_PLLI2SCFGR_PLLI2SP

#define RCC_PLLI2SCFGR_PLLI2SP_0

#define RCC_PLLI2SCFGR_PLLI2SP_1

#define RCC_PLLI2SCFGR_PLLI2SQ_Pos

#define RCC_PLLI2SCFGR_PLLI2SQ_Msk

#define RCC_PLLI2SCFGR_PLLI2SQ

#define RCC_PLLI2SCFGR_PLLI2SQ_0

#define RCC_PLLI2SCFGR_PLLI2SQ_1

#define RCC_PLLI2SCFGR_PLLI2SQ_2

#define RCC_PLLI2SCFGR_PLLI2SQ_3

#define RCC_PLLI2SCFGR_PLLI2SR_Pos

#define RCC_PLLI2SCFGR_PLLI2SR_Msk

#define RCC_PLLI2SCFGR_PLLI2SR

#define RCC_PLLI2SCFGR_PLLI2SR_0

#define RCC_PLLI2SCFGR_PLLI2SR_1

#define RCC_PLLI2SCFGR_PLLI2SR_2

Bit definition for RCC_PLLSAICFGR register

#define RCC_PLLSAICFGR_PLLSAIM_Pos

#define RCC_PLLSAICFGR_PLLSAIM_Msk

#define RCC_PLLSAICFGR_PLLSAIM

#define RCC_PLLSAICFGR_PLLSAIM_0

#define RCC_PLLSAICFGR_PLLSAIM_1

#define RCC_PLLSAICFGR_PLLSAIM_2

#define RCC_PLLSAICFGR_PLLSAIM_3

#define RCC_PLLSAICFGR_PLLSAIM_4

#define RCC_PLLSAICFGR_PLLSAIM_5

#define RCC_PLLSAICFGR_PLLSAIN_Pos

#define RCC_PLLSAICFGR_PLLSAIN_Msk

#define RCC_PLLSAICFGR_PLLSAIN

#define RCC_PLLSAICFGR_PLLSAIN_0

#define RCC_PLLSAICFGR_PLLSAIN_1

#define RCC_PLLSAICFGR_PLLSAIN_2

#define RCC_PLLSAICFGR_PLLSAIN_3

#define RCC_PLLSAICFGR_PLLSAIN_4

#define RCC_PLLSAICFGR_PLLSAIN_5

#define RCC_PLLSAICFGR_PLLSAIN_6

#define RCC_PLLSAICFGR_PLLSAIN_7

#define RCC_PLLSAICFGR_PLLSAIN_8

#define RCC_PLLSAICFGR_PLLSAIP_Pos

#define RCC_PLLSAICFGR_PLLSAIP_Msk

#define RCC_PLLSAICFGR_PLLSAIP

#define RCC_PLLSAICFGR_PLLSAIP_0

#define RCC_PLLSAICFGR_PLLSAIP_1

#define RCC_PLLSAICFGR_PLLSAIQ_Pos

#define RCC_PLLSAICFGR_PLLSAIQ_Msk

#define RCC_PLLSAICFGR_PLLSAIQ

#define RCC_PLLSAICFGR_PLLSAIQ_0

#define RCC_PLLSAICFGR_PLLSAIQ_1

#define RCC_PLLSAICFGR_PLLSAIQ_2

#define RCC_PLLSAICFGR_PLLSAIQ_3

Bit definition for RCC_DCKCFGR register

#define RCC_DCKCFGR_PLLI2SDIVQ_Pos

#define RCC_DCKCFGR_PLLI2SDIVQ_Msk

#define RCC_DCKCFGR_PLLI2SDIVQ

#define RCC_DCKCFGR_PLLI2SDIVQ_0

#define RCC_DCKCFGR_PLLI2SDIVQ_1

#define RCC_DCKCFGR_PLLI2SDIVQ_2

#define RCC_DCKCFGR_PLLI2SDIVQ_3

#define RCC_DCKCFGR_PLLI2SDIVQ_4

#define RCC_DCKCFGR_PLLSAIDIVQ_Pos

#define RCC_DCKCFGR_PLLSAIDIVQ_Msk

#define RCC_DCKCFGR_PLLSAIDIVQ

#define RCC_DCKCFGR_PLLSAIDIVQ_0

#define RCC_DCKCFGR_PLLSAIDIVQ_1

#define RCC_DCKCFGR_PLLSAIDIVQ_2

#define RCC_DCKCFGR_PLLSAIDIVQ_3

#define RCC_DCKCFGR_PLLSAIDIVQ_4

#define RCC_DCKCFGR_SAI1SRC_Pos

#define RCC_DCKCFGR_SAI1SRC_Msk

#define RCC_DCKCFGR_SAI1SRC

#define RCC_DCKCFGR_SAI1SRC_0

#define RCC_DCKCFGR_SAI1SRC_1

#define RCC_DCKCFGR_SAI2SRC_Pos

#define RCC_DCKCFGR_SAI2SRC_Msk

#define RCC_DCKCFGR_SAI2SRC

#define RCC_DCKCFGR_SAI2SRC_0

#define RCC_DCKCFGR_SAI2SRC_1

#define RCC_DCKCFGR_TIMPRE_Pos

#define RCC_DCKCFGR_TIMPRE_Msk

#define RCC_DCKCFGR_TIMPRE

#define RCC_DCKCFGR_I2S1SRC_Pos

#define RCC_DCKCFGR_I2S1SRC_Msk

#define RCC_DCKCFGR_I2S1SRC

#define RCC_DCKCFGR_I2S1SRC_0

#define RCC_DCKCFGR_I2S1SRC_1

#define RCC_DCKCFGR_I2S2SRC_Pos

#define RCC_DCKCFGR_I2S2SRC_Msk

#define RCC_DCKCFGR_I2S2SRC

#define RCC_DCKCFGR_I2S2SRC_0

#define RCC_DCKCFGR_I2S2SRC_1

Bit definition for RCC_CKGATENR register

#define RCC_CKGATENR_AHB2APB1_CKEN_Pos

#define RCC_CKGATENR_AHB2APB1_CKEN_Msk

#define RCC_CKGATENR_AHB2APB1_CKEN

#define RCC_CKGATENR_AHB2APB2_CKEN_Pos

#define RCC_CKGATENR_AHB2APB2_CKEN_Msk

#define RCC_CKGATENR_AHB2APB2_CKEN

#define RCC_CKGATENR_CM4DBG_CKEN_Pos

#define RCC_CKGATENR_CM4DBG_CKEN_Msk

#define RCC_CKGATENR_CM4DBG_CKEN

#define RCC_CKGATENR_SPARE_CKEN_Pos

#define RCC_CKGATENR_SPARE_CKEN_Msk

#define RCC_CKGATENR_SPARE_CKEN

#define RCC_CKGATENR_SRAM_CKEN_Pos

#define RCC_CKGATENR_SRAM_CKEN_Msk

#define RCC_CKGATENR_SRAM_CKEN

#define RCC_CKGATENR_FLITF_CKEN_Pos

#define RCC_CKGATENR_FLITF_CKEN_Msk

#define RCC_CKGATENR_FLITF_CKEN

#define RCC_CKGATENR_RCC_CKEN_Pos

#define RCC_CKGATENR_RCC_CKEN_Msk

#define RCC_CKGATENR_RCC_CKEN

Bit definition for RCC_DCKCFGR2 register

#define RCC_DCKCFGR2_FMPI2C1SEL_Pos

#define RCC_DCKCFGR2_FMPI2C1SEL_Msk

#define RCC_DCKCFGR2_FMPI2C1SEL

#define RCC_DCKCFGR2_FMPI2C1SEL_0

#define RCC_DCKCFGR2_FMPI2C1SEL_1

#define RCC_DCKCFGR2_CECSEL_Pos

#define RCC_DCKCFGR2_CECSEL_Msk

#define RCC_DCKCFGR2_CECSEL

#define RCC_DCKCFGR2_CK48MSEL_Pos

#define RCC_DCKCFGR2_CK48MSEL_Msk

#define RCC_DCKCFGR2_CK48MSEL

#define RCC_DCKCFGR2_SDIOSEL_Pos

#define RCC_DCKCFGR2_SDIOSEL_Msk

#define RCC_DCKCFGR2_SDIOSEL

#define RCC_DCKCFGR2_SPDIFRXSEL_Pos

#define RCC_DCKCFGR2_SPDIFRXSEL_Msk

#define RCC_DCKCFGR2_SPDIFRXSEL

...

#define RTC_TAMPER2_SUPPORT

#define RTC_AF2_SUPPORT

Bits definition for RTC_TR register

#define RTC_TR_PM_Pos

#define RTC_TR_PM_Msk

#define RTC_TR_PM

#define RTC_TR_HT_Pos

#define RTC_TR_HT_Msk

#define RTC_TR_HT

#define RTC_TR_HT_0

#define RTC_TR_HT_1

#define RTC_TR_HU_Pos

#define RTC_TR_HU_Msk

#define RTC_TR_HU

#define RTC_TR_HU_0

#define RTC_TR_HU_1

#define RTC_TR_HU_2

#define RTC_TR_HU_3

#define RTC_TR_MNT_Pos

#define RTC_TR_MNT_Msk

#define RTC_TR_MNT

#define RTC_TR_MNT_0

#define RTC_TR_MNT_1

#define RTC_TR_MNT_2

#define RTC_TR_MNU_Pos

#define RTC_TR_MNU_Msk

#define RTC_TR_MNU

#define RTC_TR_MNU_0

#define RTC_TR_MNU_1

#define RTC_TR_MNU_2

#define RTC_TR_MNU_3

#define RTC_TR_ST_Pos

#define RTC_TR_ST_Msk

#define RTC_TR_ST

#define RTC_TR_ST_0

#define RTC_TR_ST_1

#define RTC_TR_ST_2

#define RTC_TR_SU_Pos

#define RTC_TR_SU_Msk

#define RTC_TR_SU

#define RTC_TR_SU_0

#define RTC_TR_SU_1

#define RTC_TR_SU_2

#define RTC_TR_SU_3

Bits definition for RTC_DR register

#define RTC_DR_YT_Pos

#define RTC_DR_YT_Msk

#define RTC_DR_YT

#define RTC_DR_YT_0

#define RTC_DR_YT_1

#define RTC_DR_YT_2

#define RTC_DR_YT_3

#define RTC_DR_YU_Pos

#define RTC_DR_YU_Msk

#define RTC_DR_YU

#define RTC_DR_YU_0

#define RTC_DR_YU_1

#define RTC_DR_YU_2

#define RTC_DR_YU_3

#define RTC_DR_WDU_Pos

#define RTC_DR_WDU_Msk

#define RTC_DR_WDU

#define RTC_DR_WDU_0

#define RTC_DR_WDU_1

#define RTC_DR_WDU_2

#define RTC_DR_MT_Pos

#define RTC_DR_MT_Msk

#define RTC_DR_MT

#define RTC_DR_MU_Pos

#define RTC_DR_MU_Msk

#define RTC_DR_MU

#define RTC_DR_MU_0

#define RTC_DR_MU_1

#define RTC_DR_MU_2

#define RTC_DR_MU_3

#define RTC_DR_DT_Pos

#define RTC_DR_DT_Msk

#define RTC_DR_DT

#define RTC_DR_DT_0

#define RTC_DR_DT_1

#define RTC_DR_DU_Pos

#define RTC_DR_DU_Msk

#define RTC_DR_DU

#define RTC_DR_DU_0

#define RTC_DR_DU_1

#define RTC_DR_DU_2

#define RTC_DR_DU_3

Bits definition for RTC_CR register

#define RTC_CR_COE_Pos

#define RTC_CR_COE_Msk

#define RTC_CR_COE

#define RTC_CR_OSEL_Pos

#define RTC_CR_OSEL_Msk

#define RTC_CR_OSEL

#define RTC_CR_OSEL_0

#define RTC_CR_OSEL_1

#define RTC_CR_POL_Pos

#define RTC_CR_POL_Msk

#define RTC_CR_POL

#define RTC_CR_COSEL_Pos

#define RTC_CR_COSEL_Msk

#define RTC_CR_COSEL

#define RTC_CR_BKP_Pos

#define RTC_CR_BKP_Msk

#define RTC_CR_BKP

#define RTC_CR_SUB1H_Pos

#define RTC_CR_SUB1H_Msk

#define RTC_CR_SUB1H

#define RTC_CR_ADD1H_Pos

#define RTC_CR_ADD1H_Msk

#define RTC_CR_ADD1H

#define RTC_CR_TSIE_Pos

#define RTC_CR_TSIE_Msk

#define RTC_CR_TSIE

#define RTC_CR_WUTIE_Pos

#define RTC_CR_WUTIE_Msk

#define RTC_CR_WUTIE

#define RTC_CR_ALRBIE_Pos

#define RTC_CR_ALRBIE_Msk

#define RTC_CR_ALRBIE

#define RTC_CR_ALRAIE_Pos

#define RTC_CR_ALRAIE_Msk

#define RTC_CR_ALRAIE

#define RTC_CR_TSE_Pos

#define RTC_CR_TSE_Msk

#define RTC_CR_TSE

#define RTC_CR_WUTE_Pos

#define RTC_CR_WUTE_Msk

#define RTC_CR_WUTE

#define RTC_CR_ALRBE_Pos

#define RTC_CR_ALRBE_Msk

#define RTC_CR_ALRBE

#define RTC_CR_ALRAE_Pos

#define RTC_CR_ALRAE_Msk

#define RTC_CR_ALRAE

#define RTC_CR_DCE_Pos

#define RTC_CR_DCE_Msk

#define RTC_CR_DCE

#define RTC_CR_FMT_Pos

#define RTC_CR_FMT_Msk

#define RTC_CR_FMT

#define RTC_CR_BYPSHAD_Pos

#define RTC_CR_BYPSHAD_Msk

#define RTC_CR_BYPSHAD

#define RTC_CR_REFCKON_Pos

#define RTC_CR_REFCKON_Msk

#define RTC_CR_REFCKON

#define RTC_CR_TSEDGE_Pos

#define RTC_CR_TSEDGE_Msk

#define RTC_CR_TSEDGE

#define RTC_CR_WUCKSEL_Pos

#define RTC_CR_WUCKSEL_Msk

#define RTC_CR_WUCKSEL

#define RTC_CR_WUCKSEL_0

#define RTC_CR_WUCKSEL_1

#define RTC_CR_WUCKSEL_2

#define RTC_CR_BCK

Bits definition for RTC_ISR register

#define RTC_ISR_RECALPF_Pos

#define RTC_ISR_RECALPF_Msk

#define RTC_ISR_RECALPF

#define RTC_ISR_TAMP1F_Pos

#define RTC_ISR_TAMP1F_Msk

#define RTC_ISR_TAMP1F

#define RTC_ISR_TAMP2F_Pos

#define RTC_ISR_TAMP2F_Msk

#define RTC_ISR_TAMP2F

#define RTC_ISR_TSOVF_Pos

#define RTC_ISR_TSOVF_Msk

#define RTC_ISR_TSOVF

#define RTC_ISR_TSF_Pos

#define RTC_ISR_TSF_Msk

#define RTC_ISR_TSF

#define RTC_ISR_WUTF_Pos

#define RTC_ISR_WUTF_Msk

#define RTC_ISR_WUTF

#define RTC_ISR_ALRBF_Pos

#define RTC_ISR_ALRBF_Msk

#define RTC_ISR_ALRBF

#define RTC_ISR_ALRAF_Pos

#define RTC_ISR_ALRAF_Msk

#define RTC_ISR_ALRAF

#define RTC_ISR_INIT_Pos

#define RTC_ISR_INIT_Msk

#define RTC_ISR_INIT

#define RTC_ISR_INITF_Pos

#define RTC_ISR_INITF_Msk

#define RTC_ISR_INITF

#define RTC_ISR_RSF_Pos

#define RTC_ISR_RSF_Msk

#define RTC_ISR_RSF

#define RTC_ISR_INITS_Pos

#define RTC_ISR_INITS_Msk

#define RTC_ISR_INITS

#define RTC_ISR_SHPF_Pos

#define RTC_ISR_SHPF_Msk

#define RTC_ISR_SHPF

#define RTC_ISR_WUTWF_Pos

#define RTC_ISR_WUTWF_Msk

#define RTC_ISR_WUTWF

#define RTC_ISR_ALRBWF_Pos

#define RTC_ISR_ALRBWF_Msk

#define RTC_ISR_ALRBWF

#define RTC_ISR_ALRAWF_Pos

#define RTC_ISR_ALRAWF_Msk

#define RTC_ISR_ALRAWF

Bits definition for RTC_PRER register

#define RTC_PRER_PREDIV_A_Pos

#define RTC_PRER_PREDIV_A_Msk

#define RTC_PRER_PREDIV_A

#define RTC_PRER_PREDIV_S_Pos

#define RTC_PRER_PREDIV_S_Msk

#define RTC_PRER_PREDIV_S

Bits definition for RTC_WUTR register

#define RTC_WUTR_WUT_Pos

#define RTC_WUTR_WUT_Msk

#define RTC_WUTR_WUT

Bits definition for RTC_CALIBR register

#define RTC_CALIBR_DCS_Pos

#define RTC_CALIBR_DCS_Msk

#define RTC_CALIBR_DCS

#define RTC_CALIBR_DC_Pos

#define RTC_CALIBR_DC_Msk

#define RTC_CALIBR_DC

Bits definition for RTC_ALRMAR register

#define RTC_ALRMAR_MSK4_Pos

#define RTC_ALRMAR_MSK4_Msk

#define RTC_ALRMAR_MSK4

#define RTC_ALRMAR_WDSEL_Pos

#define RTC_ALRMAR_WDSEL_Msk

#define RTC_ALRMAR_WDSEL

#define RTC_ALRMAR_DT_Pos

#define RTC_ALRMAR_DT_Msk

#define RTC_ALRMAR_DT

#define RTC_ALRMAR_DT_0

#define RTC_ALRMAR_DT_1

#define RTC_ALRMAR_DU_Pos

#define RTC_ALRMAR_DU_Msk

#define RTC_ALRMAR_DU

#define RTC_ALRMAR_DU_0

#define RTC_ALRMAR_DU_1

#define RTC_ALRMAR_DU_2

#define RTC_ALRMAR_DU_3

#define RTC_ALRMAR_MSK3_Pos

#define RTC_ALRMAR_MSK3_Msk

#define RTC_ALRMAR_MSK3

#define RTC_ALRMAR_PM_Pos

#define RTC_ALRMAR_PM_Msk

#define RTC_ALRMAR_PM

#define RTC_ALRMAR_HT_Pos

#define RTC_ALRMAR_HT_Msk

#define RTC_ALRMAR_HT

#define RTC_ALRMAR_HT_0

#define RTC_ALRMAR_HT_1

#define RTC_ALRMAR_HU_Pos

#define RTC_ALRMAR_HU_Msk

#define RTC_ALRMAR_HU

#define RTC_ALRMAR_HU_0

#define RTC_ALRMAR_HU_1

#define RTC_ALRMAR_HU_2

#define RTC_ALRMAR_HU_3

#define RTC_ALRMAR_MSK2_Pos

#define RTC_ALRMAR_MSK2_Msk

#define RTC_ALRMAR_MSK2

#define RTC_ALRMAR_MNT_Pos

#define RTC_ALRMAR_MNT_Msk

#define RTC_ALRMAR_MNT

#define RTC_ALRMAR_MNT_0

#define RTC_ALRMAR_MNT_1

#define RTC_ALRMAR_MNT_2

#define RTC_ALRMAR_MNU_Pos

#define RTC_ALRMAR_MNU_Msk

#define RTC_ALRMAR_MNU

#define RTC_ALRMAR_MNU_0

#define RTC_ALRMAR_MNU_1

#define RTC_ALRMAR_MNU_2

#define RTC_ALRMAR_MNU_3

#define RTC_ALRMAR_MSK1_Pos

#define RTC_ALRMAR_MSK1_Msk

#define RTC_ALRMAR_MSK1

#define RTC_ALRMAR_ST_Pos

#define RTC_ALRMAR_ST_Msk

#define RTC_ALRMAR_ST

#define RTC_ALRMAR_ST_0

#define RTC_ALRMAR_ST_1

#define RTC_ALRMAR_ST_2

#define RTC_ALRMAR_SU_Pos

#define RTC_ALRMAR_SU_Msk

#define RTC_ALRMAR_SU

#define RTC_ALRMAR_SU_0

#define RTC_ALRMAR_SU_1

#define RTC_ALRMAR_SU_2

#define RTC_ALRMAR_SU_3

Bits definition for RTC_ALRMBR register

#define RTC_ALRMBR_MSK4_Pos

#define RTC_ALRMBR_MSK4_Msk

#define RTC_ALRMBR_MSK4

#define RTC_ALRMBR_WDSEL_Pos

#define RTC_ALRMBR_WDSEL_Msk

#define RTC_ALRMBR_WDSEL

#define RTC_ALRMBR_DT_Pos

#define RTC_ALRMBR_DT_Msk

#define RTC_ALRMBR_DT

#define RTC_ALRMBR_DT_0

#define RTC_ALRMBR_DT_1

#define RTC_ALRMBR_DU_Pos

#define RTC_ALRMBR_DU_Msk

#define RTC_ALRMBR_DU

#define RTC_ALRMBR_DU_0

#define RTC_ALRMBR_DU_1

#define RTC_ALRMBR_DU_2

#define RTC_ALRMBR_DU_3

#define RTC_ALRMBR_MSK3_Pos

#define RTC_ALRMBR_MSK3_Msk

#define RTC_ALRMBR_MSK3

#define RTC_ALRMBR_PM_Pos

#define RTC_ALRMBR_PM_Msk

#define RTC_ALRMBR_PM

#define RTC_ALRMBR_HT_Pos

#define RTC_ALRMBR_HT_Msk

#define RTC_ALRMBR_HT

#define RTC_ALRMBR_HT_0

#define RTC_ALRMBR_HT_1

#define RTC_ALRMBR_HU_Pos

#define RTC_ALRMBR_HU_Msk

#define RTC_ALRMBR_HU

#define RTC_ALRMBR_HU_0

#define RTC_ALRMBR_HU_1

#define RTC_ALRMBR_HU_2

#define RTC_ALRMBR_HU_3

#define RTC_ALRMBR_MSK2_Pos

#define RTC_ALRMBR_MSK2_Msk

#define RTC_ALRMBR_MSK2

#define RTC_ALRMBR_MNT_Pos

#define RTC_ALRMBR_MNT_Msk

#define RTC_ALRMBR_MNT

#define RTC_ALRMBR_MNT_0

#define RTC_ALRMBR_MNT_1

#define RTC_ALRMBR_MNT_2

#define RTC_ALRMBR_MNU_Pos

#define RTC_ALRMBR_MNU_Msk

#define RTC_ALRMBR_MNU

#define RTC_ALRMBR_MNU_0

#define RTC_ALRMBR_MNU_1

#define RTC_ALRMBR_MNU_2

#define RTC_ALRMBR_MNU_3

#define RTC_ALRMBR_MSK1_Pos

#define RTC_ALRMBR_MSK1_Msk

#define RTC_ALRMBR_MSK1

#define RTC_ALRMBR_ST_Pos

#define RTC_ALRMBR_ST_Msk

#define RTC_ALRMBR_ST

#define RTC_ALRMBR_ST_0

#define RTC_ALRMBR_ST_1

#define RTC_ALRMBR_ST_2

#define RTC_ALRMBR_SU_Pos

#define RTC_ALRMBR_SU_Msk

#define RTC_ALRMBR_SU

#define RTC_ALRMBR_SU_0

#define RTC_ALRMBR_SU_1

#define RTC_ALRMBR_SU_2

#define RTC_ALRMBR_SU_3

Bits definition for RTC_WPR register

#define RTC_WPR_KEY_Pos

#define RTC_WPR_KEY_Msk

#define RTC_WPR_KEY

Bits definition for RTC_SSR register

#define RTC_SSR_SS_Pos

#define RTC_SSR_SS_Msk

#define RTC_SSR_SS

Bits definition for RTC_SHIFTR register

#define RTC_SHIFTR_SUBFS_Pos

#define RTC_SHIFTR_SUBFS_Msk

#define RTC_SHIFTR_SUBFS

#define RTC_SHIFTR_ADD1S_Pos

#define RTC_SHIFTR_ADD1S_Msk

#define RTC_SHIFTR_ADD1S

Bits definition for RTC_TSTR register

#define RTC_TSTR_PM_Pos

#define RTC_TSTR_PM_Msk

#define RTC_TSTR_PM

#define RTC_TSTR_HT_Pos

#define RTC_TSTR_HT_Msk

#define RTC_TSTR_HT

#define RTC_TSTR_HT_0

#define RTC_TSTR_HT_1

#define RTC_TSTR_HU_Pos

#define RTC_TSTR_HU_Msk

#define RTC_TSTR_HU

#define RTC_TSTR_HU_0

#define RTC_TSTR_HU_1

#define RTC_TSTR_HU_2

#define RTC_TSTR_HU_3

#define RTC_TSTR_MNT_Pos

#define RTC_TSTR_MNT_Msk

#define RTC_TSTR_MNT

#define RTC_TSTR_MNT_0

#define RTC_TSTR_MNT_1

#define RTC_TSTR_MNT_2

#define RTC_TSTR_MNU_Pos

#define RTC_TSTR_MNU_Msk

#define RTC_TSTR_MNU

#define RTC_TSTR_MNU_0

#define RTC_TSTR_MNU_1

#define RTC_TSTR_MNU_2

#define RTC_TSTR_MNU_3

#define RTC_TSTR_ST_Pos

#define RTC_TSTR_ST_Msk

#define RTC_TSTR_ST

#define RTC_TSTR_ST_0

#define RTC_TSTR_ST_1

#define RTC_TSTR_ST_2

#define RTC_TSTR_SU_Pos

#define RTC_TSTR_SU_Msk

#define RTC_TSTR_SU

#define RTC_TSTR_SU_0

#define RTC_TSTR_SU_1

#define RTC_TSTR_SU_2

#define RTC_TSTR_SU_3

Bits definition for RTC_TSDR register

#define RTC_TSDR_WDU_Pos

#define RTC_TSDR_WDU_Msk

#define RTC_TSDR_WDU

#define RTC_TSDR_WDU_0

#define RTC_TSDR_WDU_1

#define RTC_TSDR_WDU_2

#define RTC_TSDR_MT_Pos

#define RTC_TSDR_MT_Msk

#define RTC_TSDR_MT

#define RTC_TSDR_MU_Pos

#define RTC_TSDR_MU_Msk

#define RTC_TSDR_MU

#define RTC_TSDR_MU_0

#define RTC_TSDR_MU_1

#define RTC_TSDR_MU_2

#define RTC_TSDR_MU_3

#define RTC_TSDR_DT_Pos

#define RTC_TSDR_DT_Msk

#define RTC_TSDR_DT

#define RTC_TSDR_DT_0

#define RTC_TSDR_DT_1

#define RTC_TSDR_DU_Pos

#define RTC_TSDR_DU_Msk

#define RTC_TSDR_DU

#define RTC_TSDR_DU_0

#define RTC_TSDR_DU_1

#define RTC_TSDR_DU_2

#define RTC_TSDR_DU_3

Bits definition for RTC_TSSSR register

#define RTC_TSSSR_SS_Pos

#define RTC_TSSSR_SS_Msk

#define RTC_TSSSR_SS

Bits definition for RTC_CAL register

#define RTC_CALR_CALP_Pos

#define RTC_CALR_CALP_Msk

#define RTC_CALR_CALP

#define RTC_CALR_CALW8_Pos

#define RTC_CALR_CALW8_Msk

#define RTC_CALR_CALW8

#define RTC_CALR_CALW16_Pos

#define RTC_CALR_CALW16_Msk

#define RTC_CALR_CALW16

#define RTC_CALR_CALM_Pos

#define RTC_CALR_CALM_Msk

#define RTC_CALR_CALM

#define RTC_CALR_CALM_0

#define RTC_CALR_CALM_1

#define RTC_CALR_CALM_2

#define RTC_CALR_CALM_3

#define RTC_CALR_CALM_4

#define RTC_CALR_CALM_5

#define RTC_CALR_CALM_6

#define RTC_CALR_CALM_7

#define RTC_CALR_CALM_8

Bits definition for RTC_TAFCR register

#define RTC_TAFCR_ALARMOUTTYPE_Pos

#define RTC_TAFCR_ALARMOUTTYPE_Msk

#define RTC_TAFCR_ALARMOUTTYPE

#define RTC_TAFCR_TSINSEL_Pos

#define RTC_TAFCR_TSINSEL_Msk

#define RTC_TAFCR_TSINSEL

#define RTC_TAFCR_TAMP1INSEL_Pos

#define RTC_TAFCR_TAMP1INSEL_Msk

#define RTC_TAFCR_TAMP1INSEL

#define RTC_TAFCR_TAMPPUDIS_Pos

#define RTC_TAFCR_TAMPPUDIS_Msk

#define RTC_TAFCR_TAMPPUDIS

#define RTC_TAFCR_TAMPPRCH_Pos

#define RTC_TAFCR_TAMPPRCH_Msk

#define RTC_TAFCR_TAMPPRCH

#define RTC_TAFCR_TAMPPRCH_0

#define RTC_TAFCR_TAMPPRCH_1

#define RTC_TAFCR_TAMPFLT_Pos

#define RTC_TAFCR_TAMPFLT_Msk

#define RTC_TAFCR_TAMPFLT

#define RTC_TAFCR_TAMPFLT_0

#define RTC_TAFCR_TAMPFLT_1

#define RTC_TAFCR_TAMPFREQ_Pos

#define RTC_TAFCR_TAMPFREQ_Msk

#define RTC_TAFCR_TAMPFREQ

#define RTC_TAFCR_TAMPFREQ_0

#define RTC_TAFCR_TAMPFREQ_1

#define RTC_TAFCR_TAMPFREQ_2

#define RTC_TAFCR_TAMPTS_Pos

#define RTC_TAFCR_TAMPTS_Msk

#define RTC_TAFCR_TAMPTS

#define RTC_TAFCR_TAMP2TRG_Pos

#define RTC_TAFCR_TAMP2TRG_Msk

#define RTC_TAFCR_TAMP2TRG

#define RTC_TAFCR_TAMP2E_Pos

#define RTC_TAFCR_TAMP2E_Msk

#define RTC_TAFCR_TAMP2E

#define RTC_TAFCR_TAMPIE_Pos

#define RTC_TAFCR_TAMPIE_Msk

#define RTC_TAFCR_TAMPIE

#define RTC_TAFCR_TAMP1TRG_Pos

#define RTC_TAFCR_TAMP1TRG_Msk

#define RTC_TAFCR_TAMP1TRG

#define RTC_TAFCR_TAMP1E_Pos

#define RTC_TAFCR_TAMP1E_Msk

#define RTC_TAFCR_TAMP1E

#define RTC_TAFCR_TAMPINSEL

Bits definition for RTC_ALRMASSR register

#define RTC_ALRMASSR_MASKSS_Pos

#define RTC_ALRMASSR_MASKSS_Msk

#define RTC_ALRMASSR_MASKSS

#define RTC_ALRMASSR_MASKSS_0

#define RTC_ALRMASSR_MASKSS_1

#define RTC_ALRMASSR_MASKSS_2

#define RTC_ALRMASSR_MASKSS_3

#define RTC_ALRMASSR_SS_Pos

#define RTC_ALRMASSR_SS_Msk

#define RTC_ALRMASSR_SS

Bits definition for RTC_ALRMBSSR register

#define RTC_ALRMBSSR_MASKSS_Pos

#define RTC_ALRMBSSR_MASKSS_Msk

#define RTC_ALRMBSSR_MASKSS

#define RTC_ALRMBSSR_MASKSS_0

#define RTC_ALRMBSSR_MASKSS_1

#define RTC_ALRMBSSR_MASKSS_2

#define RTC_ALRMBSSR_MASKSS_3

#define RTC_ALRMBSSR_SS_Pos

#define RTC_ALRMBSSR_SS_Msk

#define RTC_ALRMBSSR_SS

Bits definition for RTC_BKP0R register

#define RTC_BKP0R_Pos

#define RTC_BKP0R_Msk

#define RTC_BKP0R

Bits definition for RTC_BKP1R register

#define RTC_BKP1R_Pos

#define RTC_BKP1R_Msk

#define RTC_BKP1R

Bits definition for RTC_BKP2R register

#define RTC_BKP2R_Pos

#define RTC_BKP2R_Msk

#define RTC_BKP2R

Bits definition for RTC_BKP3R register

#define RTC_BKP3R_Pos

#define RTC_BKP3R_Msk

#define RTC_BKP3R

Bits definition for RTC_BKP4R register

#define RTC_BKP4R_Pos

#define RTC_BKP4R_Msk

#define RTC_BKP4R

Bits definition for RTC_BKP5R register

#define RTC_BKP5R_Pos

#define RTC_BKP5R_Msk

#define RTC_BKP5R

Bits definition for RTC_BKP6R register

#define RTC_BKP6R_Pos

#define RTC_BKP6R_Msk

#define RTC_BKP6R

Bits definition for RTC_BKP7R register

#define RTC_BKP7R_Pos

#define RTC_BKP7R_Msk

#define RTC_BKP7R

Bits definition for RTC_BKP8R register

#define RTC_BKP8R_Pos

#define RTC_BKP8R_Msk

#define RTC_BKP8R

Bits definition for RTC_BKP9R register

#define RTC_BKP9R_Pos

#define RTC_BKP9R_Msk

#define RTC_BKP9R

Bits definition for RTC_BKP10R register

#define RTC_BKP10R_Pos

#define RTC_BKP10R_Msk

#define RTC_BKP10R

Bits definition for RTC_BKP11R register

#define RTC_BKP11R_Pos

#define RTC_BKP11R_Msk

#define RTC_BKP11R

Bits definition for RTC_BKP12R register

#define RTC_BKP12R_Pos

#define RTC_BKP12R_Msk

#define RTC_BKP12R

Bits definition for RTC_BKP13R register

#define RTC_BKP13R_Pos

#define RTC_BKP13R_Msk

#define RTC_BKP13R

Bits definition for RTC_BKP14R register

#define RTC_BKP14R_Pos

#define RTC_BKP14R_Msk

#define RTC_BKP14R

Bits definition for RTC_BKP15R register

#define RTC_BKP15R_Pos

#define RTC_BKP15R_Msk

#define RTC_BKP15R

Bits definition for RTC_BKP16R register

#define RTC_BKP16R_Pos

#define RTC_BKP16R_Msk

#define RTC_BKP16R

Bits definition for RTC_BKP17R register

#define RTC_BKP17R_Pos

#define RTC_BKP17R_Msk

#define RTC_BKP17R

Bits definition for RTC_BKP18R register

#define RTC_BKP18R_Pos

#define RTC_BKP18R_Msk

#define RTC_BKP18R

Bits definition for RTC_BKP19R register

#define RTC_BKP19R_Pos

#define RTC_BKP19R_Msk

#define RTC_BKP19R

Number of backup registers

#define RTC_BKP_NUMBER

...

Bit definition for SAI_GCR register

#define SAI_GCR_SYNCIN_Pos

#define SAI_GCR_SYNCIN_Msk

#define SAI_GCR_SYNCIN

#define SAI_GCR_SYNCIN_0

#define SAI_GCR_SYNCIN_1

#define SAI_GCR_SYNCOUT_Pos

#define SAI_GCR_SYNCOUT_Msk

#define SAI_GCR_SYNCOUT

#define SAI_GCR_SYNCOUT_0

#define SAI_GCR_SYNCOUT_1

Bit definition for SAI_xCR1 register

#define SAI_xCR1_MODE_Pos

#define SAI_xCR1_MODE_Msk

#define SAI_xCR1_MODE

#define SAI_xCR1_MODE_0

#define SAI_xCR1_MODE_1

#define SAI_xCR1_PRTCFG_Pos

#define SAI_xCR1_PRTCFG_Msk

#define SAI_xCR1_PRTCFG

#define SAI_xCR1_PRTCFG_0

#define SAI_xCR1_PRTCFG_1

#define SAI_xCR1_DS_Pos

#define SAI_xCR1_DS_Msk

#define SAI_xCR1_DS

#define SAI_xCR1_DS_0

#define SAI_xCR1_DS_1

#define SAI_xCR1_DS_2

#define SAI_xCR1_LSBFIRST_Pos

#define SAI_xCR1_LSBFIRST_Msk

#define SAI_xCR1_LSBFIRST

#define SAI_xCR1_CKSTR_Pos

#define SAI_xCR1_CKSTR_Msk

#define SAI_xCR1_CKSTR

#define SAI_xCR1_SYNCEN_Pos

#define SAI_xCR1_SYNCEN_Msk

#define SAI_xCR1_SYNCEN

#define SAI_xCR1_SYNCEN_0

#define SAI_xCR1_SYNCEN_1

#define SAI_xCR1_MONO_Pos

#define SAI_xCR1_MONO_Msk

#define SAI_xCR1_MONO

#define SAI_xCR1_OUTDRIV_Pos

#define SAI_xCR1_OUTDRIV_Msk

#define SAI_xCR1_OUTDRIV

#define SAI_xCR1_SAIEN_Pos

#define SAI_xCR1_SAIEN_Msk

#define SAI_xCR1_SAIEN

#define SAI_xCR1_DMAEN_Pos

#define SAI_xCR1_DMAEN_Msk

#define SAI_xCR1_DMAEN

#define SAI_xCR1_NODIV_Pos

#define SAI_xCR1_NODIV_Msk

#define SAI_xCR1_NODIV

#define SAI_xCR1_MCKDIV_Pos

#define SAI_xCR1_MCKDIV_Msk

#define SAI_xCR1_MCKDIV

#define SAI_xCR1_MCKDIV_0

#define SAI_xCR1_MCKDIV_1

#define SAI_xCR1_MCKDIV_2

#define SAI_xCR1_MCKDIV_3

Bit definition for SAI_xCR2 register

#define SAI_xCR2_FTH_Pos

#define SAI_xCR2_FTH_Msk

#define SAI_xCR2_FTH

#define SAI_xCR2_FTH_0

#define SAI_xCR2_FTH_1

#define SAI_xCR2_FTH_2

#define SAI_xCR2_FFLUSH_Pos

#define SAI_xCR2_FFLUSH_Msk

#define SAI_xCR2_FFLUSH

#define SAI_xCR2_TRIS_Pos

#define SAI_xCR2_TRIS_Msk

#define SAI_xCR2_TRIS

#define SAI_xCR2_MUTE_Pos

#define SAI_xCR2_MUTE_Msk

#define SAI_xCR2_MUTE

#define SAI_xCR2_MUTEVAL_Pos

#define SAI_xCR2_MUTEVAL_Msk

#define SAI_xCR2_MUTEVAL

#define SAI_xCR2_MUTECNT_Pos

#define SAI_xCR2_MUTECNT_Msk

#define SAI_xCR2_MUTECNT

#define SAI_xCR2_MUTECNT_0

#define SAI_xCR2_MUTECNT_1

#define SAI_xCR2_MUTECNT_2

#define SAI_xCR2_MUTECNT_3

#define SAI_xCR2_MUTECNT_4

#define SAI_xCR2_MUTECNT_5

#define SAI_xCR2_CPL_Pos

#define SAI_xCR2_CPL_Msk

#define SAI_xCR2_CPL

#define SAI_xCR2_COMP_Pos

#define SAI_xCR2_COMP_Msk

#define SAI_xCR2_COMP

#define SAI_xCR2_COMP_0

#define SAI_xCR2_COMP_1

Bit definition for SAI_xFRCR register

#define SAI_xFRCR_FRL_Pos

#define SAI_xFRCR_FRL_Msk

#define SAI_xFRCR_FRL

#define SAI_xFRCR_FRL_0

#define SAI_xFRCR_FRL_1

#define SAI_xFRCR_FRL_2

#define SAI_xFRCR_FRL_3

#define SAI_xFRCR_FRL_4

#define SAI_xFRCR_FRL_5

#define SAI_xFRCR_FRL_6

#define SAI_xFRCR_FRL_7

#define SAI_xFRCR_FSALL_Pos

#define SAI_xFRCR_FSALL_Msk

#define SAI_xFRCR_FSALL

#define SAI_xFRCR_FSALL_0

#define SAI_xFRCR_FSALL_1

#define SAI_xFRCR_FSALL_2

#define SAI_xFRCR_FSALL_3

#define SAI_xFRCR_FSALL_4

#define SAI_xFRCR_FSALL_5

#define SAI_xFRCR_FSALL_6

#define SAI_xFRCR_FSDEF_Pos

#define SAI_xFRCR_FSDEF_Msk

#define SAI_xFRCR_FSDEF

#define SAI_xFRCR_FSPOL_Pos

#define SAI_xFRCR_FSPOL_Msk

#define SAI_xFRCR_FSPOL

#define SAI_xFRCR_FSOFF_Pos

#define SAI_xFRCR_FSOFF_Msk

#define SAI_xFRCR_FSOFF

#define SAI_xFRCR_FSPO

Bit definition for SAI_xSLOTR register

#define SAI_xSLOTR_FBOFF_Pos

#define SAI_xSLOTR_FBOFF_Msk

#define SAI_xSLOTR_FBOFF

#define SAI_xSLOTR_FBOFF_0

#define SAI_xSLOTR_FBOFF_1

#define SAI_xSLOTR_FBOFF_2

#define SAI_xSLOTR_FBOFF_3

#define SAI_xSLOTR_FBOFF_4

#define SAI_xSLOTR_SLOTSZ_Pos

#define SAI_xSLOTR_SLOTSZ_Msk

#define SAI_xSLOTR_SLOTSZ

#define SAI_xSLOTR_SLOTSZ_0

#define SAI_xSLOTR_SLOTSZ_1

#define SAI_xSLOTR_NBSLOT_Pos

#define SAI_xSLOTR_NBSLOT_Msk

#define SAI_xSLOTR_NBSLOT

#define SAI_xSLOTR_NBSLOT_0

#define SAI_xSLOTR_NBSLOT_1

#define SAI_xSLOTR_NBSLOT_2

#define SAI_xSLOTR_NBSLOT_3

#define SAI_xSLOTR_SLOTEN_Pos

#define SAI_xSLOTR_SLOTEN_Msk

#define SAI_xSLOTR_SLOTEN

Bit definition for SAI_xIMR register

#define SAI_xIMR_OVRUDRIE_Pos

#define SAI_xIMR_OVRUDRIE_Msk

#define SAI_xIMR_OVRUDRIE

#define SAI_xIMR_MUTEDETIE_Pos

#define SAI_xIMR_MUTEDETIE_Msk

#define SAI_xIMR_MUTEDETIE

#define SAI_xIMR_WCKCFGIE_Pos

#define SAI_xIMR_WCKCFGIE_Msk

#define SAI_xIMR_WCKCFGIE

#define SAI_xIMR_FREQIE_Pos

#define SAI_xIMR_FREQIE_Msk

#define SAI_xIMR_FREQIE

#define SAI_xIMR_CNRDYIE_Pos

#define SAI_xIMR_CNRDYIE_Msk

#define SAI_xIMR_CNRDYIE

#define SAI_xIMR_AFSDETIE_Pos

#define SAI_xIMR_AFSDETIE_Msk

#define SAI_xIMR_AFSDETIE

#define SAI_xIMR_LFSDETIE_Pos

#define SAI_xIMR_LFSDETIE_Msk

#define SAI_xIMR_LFSDETIE

Bit definition for SAI_xSR register

#define SAI_xSR_OVRUDR_Pos

#define SAI_xSR_OVRUDR_Msk

#define SAI_xSR_OVRUDR

#define SAI_xSR_MUTEDET_Pos

#define SAI_xSR_MUTEDET_Msk

#define SAI_xSR_MUTEDET

#define SAI_xSR_WCKCFG_Pos

#define SAI_xSR_WCKCFG_Msk

#define SAI_xSR_WCKCFG

#define SAI_xSR_FREQ_Pos

#define SAI_xSR_FREQ_Msk

#define SAI_xSR_FREQ

#define SAI_xSR_CNRDY_Pos

#define SAI_xSR_CNRDY_Msk

#define SAI_xSR_CNRDY

#define SAI_xSR_AFSDET_Pos

#define SAI_xSR_AFSDET_Msk

#define SAI_xSR_AFSDET

#define SAI_xSR_LFSDET_Pos

#define SAI_xSR_LFSDET_Msk

#define SAI_xSR_LFSDET

#define SAI_xSR_FLVL_Pos

#define SAI_xSR_FLVL_Msk

#define SAI_xSR_FLVL

#define SAI_xSR_FLVL_0

#define SAI_xSR_FLVL_1

#define SAI_xSR_FLVL_2

Bit definition for SAI_xCLRFR register

#define SAI_xCLRFR_COVRUDR_Pos

#define SAI_xCLRFR_COVRUDR_Msk

#define SAI_xCLRFR_COVRUDR

#define SAI_xCLRFR_CMUTEDET_Pos

#define SAI_xCLRFR_CMUTEDET_Msk

#define SAI_xCLRFR_CMUTEDET

#define SAI_xCLRFR_CWCKCFG_Pos

#define SAI_xCLRFR_CWCKCFG_Msk

#define SAI_xCLRFR_CWCKCFG

#define SAI_xCLRFR_CFREQ_Pos

#define SAI_xCLRFR_CFREQ_Msk

#define SAI_xCLRFR_CFREQ

#define SAI_xCLRFR_CCNRDY_Pos

#define SAI_xCLRFR_CCNRDY_Msk

#define SAI_xCLRFR_CCNRDY

#define SAI_xCLRFR_CAFSDET_Pos

#define SAI_xCLRFR_CAFSDET_Msk

#define SAI_xCLRFR_CAFSDET

#define SAI_xCLRFR_CLFSDET_Pos

#define SAI_xCLRFR_CLFSDET_Msk

#define SAI_xCLRFR_CLFSDET

Bit definition for SAI_xDR register

#define SAI_xDR_DATA_Pos

#define SAI_xDR_DATA_Msk

#define SAI_xDR_DATA

...

Bit definition for SPDIFRX_CR register

#define SPDIFRX_CR_SPDIFEN_Pos

#define SPDIFRX_CR_SPDIFEN_Msk

#define SPDIFRX_CR_SPDIFEN

#define SPDIFRX_CR_RXDMAEN_Pos

#define SPDIFRX_CR_RXDMAEN_Msk

#define SPDIFRX_CR_RXDMAEN

#define SPDIFRX_CR_RXSTEO_Pos

#define SPDIFRX_CR_RXSTEO_Msk

#define SPDIFRX_CR_RXSTEO

#define SPDIFRX_CR_DRFMT_Pos

#define SPDIFRX_CR_DRFMT_Msk

#define SPDIFRX_CR_DRFMT

#define SPDIFRX_CR_PMSK_Pos

#define SPDIFRX_CR_PMSK_Msk

#define SPDIFRX_CR_PMSK

#define SPDIFRX_CR_VMSK_Pos

#define SPDIFRX_CR_VMSK_Msk

#define SPDIFRX_CR_VMSK

#define SPDIFRX_CR_CUMSK_Pos

#define SPDIFRX_CR_CUMSK_Msk

#define SPDIFRX_CR_CUMSK

#define SPDIFRX_CR_PTMSK_Pos

#define SPDIFRX_CR_PTMSK_Msk

#define SPDIFRX_CR_PTMSK

#define SPDIFRX_CR_CBDMAEN_Pos

#define SPDIFRX_CR_CBDMAEN_Msk

#define SPDIFRX_CR_CBDMAEN

#define SPDIFRX_CR_CHSEL_Pos

#define SPDIFRX_CR_CHSEL_Msk

#define SPDIFRX_CR_CHSEL

#define SPDIFRX_CR_NBTR_Pos

#define SPDIFRX_CR_NBTR_Msk

#define SPDIFRX_CR_NBTR

#define SPDIFRX_CR_WFA_Pos

#define SPDIFRX_CR_WFA_Msk

#define SPDIFRX_CR_WFA

#define SPDIFRX_CR_INSEL_Pos

#define SPDIFRX_CR_INSEL_Msk

#define SPDIFRX_CR_INSEL

Bit definition for SPDIFRX_IMR register

#define SPDIFRX_IMR_RXNEIE_Pos

#define SPDIFRX_IMR_RXNEIE_Msk

#define SPDIFRX_IMR_RXNEIE

#define SPDIFRX_IMR_CSRNEIE_Pos

#define SPDIFRX_IMR_CSRNEIE_Msk

#define SPDIFRX_IMR_CSRNEIE

#define SPDIFRX_IMR_PERRIE_Pos

#define SPDIFRX_IMR_PERRIE_Msk

#define SPDIFRX_IMR_PERRIE

#define SPDIFRX_IMR_OVRIE_Pos

#define SPDIFRX_IMR_OVRIE_Msk

#define SPDIFRX_IMR_OVRIE

#define SPDIFRX_IMR_SBLKIE_Pos

#define SPDIFRX_IMR_SBLKIE_Msk

#define SPDIFRX_IMR_SBLKIE

#define SPDIFRX_IMR_SYNCDIE_Pos

#define SPDIFRX_IMR_SYNCDIE_Msk

#define SPDIFRX_IMR_SYNCDIE

#define SPDIFRX_IMR_IFEIE_Pos

#define SPDIFRX_IMR_IFEIE_Msk

#define SPDIFRX_IMR_IFEIE

Bit definition for SPDIFRX_SR register

#define SPDIFRX_SR_RXNE_Pos

#define SPDIFRX_SR_RXNE_Msk

#define SPDIFRX_SR_RXNE

#define SPDIFRX_SR_CSRNE_Pos

#define SPDIFRX_SR_CSRNE_Msk

#define SPDIFRX_SR_CSRNE

#define SPDIFRX_SR_PERR_Pos

#define SPDIFRX_SR_PERR_Msk

#define SPDIFRX_SR_PERR

#define SPDIFRX_SR_OVR_Pos

#define SPDIFRX_SR_OVR_Msk

#define SPDIFRX_SR_OVR

#define SPDIFRX_SR_SBD_Pos

#define SPDIFRX_SR_SBD_Msk

#define SPDIFRX_SR_SBD

#define SPDIFRX_SR_SYNCD_Pos

#define SPDIFRX_SR_SYNCD_Msk

#define SPDIFRX_SR_SYNCD

#define SPDIFRX_SR_FERR_Pos

#define SPDIFRX_SR_FERR_Msk

#define SPDIFRX_SR_FERR

#define SPDIFRX_SR_SERR_Pos

#define SPDIFRX_SR_SERR_Msk

#define SPDIFRX_SR_SERR

#define SPDIFRX_SR_TERR_Pos

#define SPDIFRX_SR_TERR_Msk

#define SPDIFRX_SR_TERR

#define SPDIFRX_SR_WIDTH5_Pos

#define SPDIFRX_SR_WIDTH5_Msk

#define SPDIFRX_SR_WIDTH5

Bit definition for SPDIFRX_IFCR register

#define SPDIFRX_IFCR_PERRCF_Pos

#define SPDIFRX_IFCR_PERRCF_Msk

#define SPDIFRX_IFCR_PERRCF

#define SPDIFRX_IFCR_OVRCF_Pos

#define SPDIFRX_IFCR_OVRCF_Msk

#define SPDIFRX_IFCR_OVRCF

#define SPDIFRX_IFCR_SBDCF_Pos

#define SPDIFRX_IFCR_SBDCF_Msk

#define SPDIFRX_IFCR_SBDCF

#define SPDIFRX_IFCR_SYNCDCF_Pos

#define SPDIFRX_IFCR_SYNCDCF_Msk

#define SPDIFRX_IFCR_SYNCDCF

Bit definition for SPDIFRX_DR register (DRFMT = 0b00 case)

#define SPDIFRX_DR0_DR_Pos

#define SPDIFRX_DR0_DR_Msk

#define SPDIFRX_DR0_DR

#define SPDIFRX_DR0_PE_Pos

#define SPDIFRX_DR0_PE_Msk

#define SPDIFRX_DR0_PE

#define SPDIFRX_DR0_V_Pos

#define SPDIFRX_DR0_V_Msk

#define SPDIFRX_DR0_V

#define SPDIFRX_DR0_U_Pos

#define SPDIFRX_DR0_U_Msk

#define SPDIFRX_DR0_U

#define SPDIFRX_DR0_C_Pos

#define SPDIFRX_DR0_C_Msk

#define SPDIFRX_DR0_C

#define SPDIFRX_DR0_PT_Pos

#define SPDIFRX_DR0_PT_Msk

#define SPDIFRX_DR0_PT

Bit definition for SPDIFRX_DR register (DRFMT = 0b01 case)

#define SPDIFRX_DR1_DR_Pos

#define SPDIFRX_DR1_DR_Msk

#define SPDIFRX_DR1_DR

#define SPDIFRX_DR1_PT_Pos

#define SPDIFRX_DR1_PT_Msk

#define SPDIFRX_DR1_PT

#define SPDIFRX_DR1_C_Pos

#define SPDIFRX_DR1_C_Msk

#define SPDIFRX_DR1_C

#define SPDIFRX_DR1_U_Pos

#define SPDIFRX_DR1_U_Msk

#define SPDIFRX_DR1_U

#define SPDIFRX_DR1_V_Pos

#define SPDIFRX_DR1_V_Msk

#define SPDIFRX_DR1_V

#define SPDIFRX_DR1_PE_Pos

#define SPDIFRX_DR1_PE_Msk

#define SPDIFRX_DR1_PE

Bit definition for SPDIFRX_DR register (DRFMT = 0b10 case)

#define SPDIFRX_DR1_DRNL1_Pos

#define SPDIFRX_DR1_DRNL1_Msk

#define SPDIFRX_DR1_DRNL1

#define SPDIFRX_DR1_DRNL2_Pos

#define SPDIFRX_DR1_DRNL2_Msk

#define SPDIFRX_DR1_DRNL2

Bit definition for SPDIFRX_CSR register

#define SPDIFRX_CSR_USR_Pos

#define SPDIFRX_CSR_USR_Msk

#define SPDIFRX_CSR_USR

#define SPDIFRX_CSR_CS_Pos

#define SPDIFRX_CSR_CS_Msk

#define SPDIFRX_CSR_CS

#define SPDIFRX_CSR_SOB_Pos

#define SPDIFRX_CSR_SOB_Msk

#define SPDIFRX_CSR_SOB

Bit definition for SPDIFRX_DIR register

#define SPDIFRX_DIR_THI_Pos

#define SPDIFRX_DIR_THI_Msk

#define SPDIFRX_DIR_THI

#define SPDIFRX_DIR_TLO_Pos

#define SPDIFRX_DIR_TLO_Msk

#define SPDIFRX_DIR_TLO

...

Bit definition for SDIO_POWER register

#define SDIO_POWER_PWRCTRL_Pos

#define SDIO_POWER_PWRCTRL_Msk

#define SDIO_POWER_PWRCTRL

#define SDIO_POWER_PWRCTRL_0

#define SDIO_POWER_PWRCTRL_1

Bit definition for SDIO_CLKCR register

#define SDIO_CLKCR_CLKDIV_Pos

#define SDIO_CLKCR_CLKDIV_Msk

#define SDIO_CLKCR_CLKDIV

#define SDIO_CLKCR_CLKEN_Pos

#define SDIO_CLKCR_CLKEN_Msk

#define SDIO_CLKCR_CLKEN

#define SDIO_CLKCR_PWRSAV_Pos

#define SDIO_CLKCR_PWRSAV_Msk

#define SDIO_CLKCR_PWRSAV

#define SDIO_CLKCR_BYPASS_Pos

#define SDIO_CLKCR_BYPASS_Msk

#define SDIO_CLKCR_BYPASS

#define SDIO_CLKCR_WIDBUS_Pos

#define SDIO_CLKCR_WIDBUS_Msk

#define SDIO_CLKCR_WIDBUS

#define SDIO_CLKCR_WIDBUS_0

#define SDIO_CLKCR_WIDBUS_1

#define SDIO_CLKCR_NEGEDGE_Pos

#define SDIO_CLKCR_NEGEDGE_Msk

#define SDIO_CLKCR_NEGEDGE

#define SDIO_CLKCR_HWFC_EN_Pos

#define SDIO_CLKCR_HWFC_EN_Msk

#define SDIO_CLKCR_HWFC_EN

Bit definition for SDIO_ARG register

#define SDIO_ARG_CMDARG_Pos

#define SDIO_ARG_CMDARG_Msk

#define SDIO_ARG_CMDARG

Bit definition for SDIO_CMD register

#define SDIO_CMD_CMDINDEX_Pos

#define SDIO_CMD_CMDINDEX_Msk

#define SDIO_CMD_CMDINDEX

#define SDIO_CMD_WAITRESP_Pos

#define SDIO_CMD_WAITRESP_Msk

#define SDIO_CMD_WAITRESP

#define SDIO_CMD_WAITRESP_0

#define SDIO_CMD_WAITRESP_1

#define SDIO_CMD_WAITINT_Pos

#define SDIO_CMD_WAITINT_Msk

#define SDIO_CMD_WAITINT

#define SDIO_CMD_WAITPEND_Pos

#define SDIO_CMD_WAITPEND_Msk

#define SDIO_CMD_WAITPEND

#define SDIO_CMD_CPSMEN_Pos

#define SDIO_CMD_CPSMEN_Msk

#define SDIO_CMD_CPSMEN

#define SDIO_CMD_SDIOSUSPEND_Pos

#define SDIO_CMD_SDIOSUSPEND_Msk

#define SDIO_CMD_SDIOSUSPEND

Bit definition for SDIO_RESPCMD register

#define SDIO_RESPCMD_RESPCMD_Pos

#define SDIO_RESPCMD_RESPCMD_Msk

#define SDIO_RESPCMD_RESPCMD

Bit definition for SDIO_RESP0 register

#define SDIO_RESP0_CARDSTATUS0_Pos

#define SDIO_RESP0_CARDSTATUS0_Msk

#define SDIO_RESP0_CARDSTATUS0

Bit definition for SDIO_RESP1 register

#define SDIO_RESP1_CARDSTATUS1_Pos

#define SDIO_RESP1_CARDSTATUS1_Msk

#define SDIO_RESP1_CARDSTATUS1

Bit definition for SDIO_RESP2 register

#define SDIO_RESP2_CARDSTATUS2_Pos

#define SDIO_RESP2_CARDSTATUS2_Msk

#define SDIO_RESP2_CARDSTATUS2

Bit definition for SDIO_RESP3 register

#define SDIO_RESP3_CARDSTATUS3_Pos

#define SDIO_RESP3_CARDSTATUS3_Msk

#define SDIO_RESP3_CARDSTATUS3

Bit definition for SDIO_RESP4 register

#define SDIO_RESP4_CARDSTATUS4_Pos

#define SDIO_RESP4_CARDSTATUS4_Msk

#define SDIO_RESP4_CARDSTATUS4

Bit definition for SDIO_DTIMER register

#define SDIO_DTIMER_DATATIME_Pos

#define SDIO_DTIMER_DATATIME_Msk

#define SDIO_DTIMER_DATATIME

Bit definition for SDIO_DLEN register

#define SDIO_DLEN_DATALENGTH_Pos

#define SDIO_DLEN_DATALENGTH_Msk

#define SDIO_DLEN_DATALENGTH

Bit definition for SDIO_DCTRL register

#define SDIO_DCTRL_DTEN_Pos

#define SDIO_DCTRL_DTEN_Msk

#define SDIO_DCTRL_DTEN

#define SDIO_DCTRL_DTDIR_Pos

#define SDIO_DCTRL_DTDIR_Msk

#define SDIO_DCTRL_DTDIR

#define SDIO_DCTRL_DTMODE_Pos

#define SDIO_DCTRL_DTMODE_Msk

#define SDIO_DCTRL_DTMODE

#define SDIO_DCTRL_DMAEN_Pos

#define SDIO_DCTRL_DMAEN_Msk

#define SDIO_DCTRL_DMAEN

#define SDIO_DCTRL_DBLOCKSIZE_Pos

#define SDIO_DCTRL_DBLOCKSIZE_Msk

#define SDIO_DCTRL_DBLOCKSIZE

#define SDIO_DCTRL_DBLOCKSIZE_0

#define SDIO_DCTRL_DBLOCKSIZE_1

#define SDIO_DCTRL_DBLOCKSIZE_2

#define SDIO_DCTRL_DBLOCKSIZE_3

#define SDIO_DCTRL_RWSTART_Pos

#define SDIO_DCTRL_RWSTART_Msk

#define SDIO_DCTRL_RWSTART

#define SDIO_DCTRL_RWSTOP_Pos

#define SDIO_DCTRL_RWSTOP_Msk

#define SDIO_DCTRL_RWSTOP

#define SDIO_DCTRL_RWMOD_Pos

#define SDIO_DCTRL_RWMOD_Msk

#define SDIO_DCTRL_RWMOD

#define SDIO_DCTRL_SDIOEN_Pos

#define SDIO_DCTRL_SDIOEN_Msk

#define SDIO_DCTRL_SDIOEN

Bit definition for SDIO_DCOUNT register

#define SDIO_DCOUNT_DATACOUNT_Pos

#define SDIO_DCOUNT_DATACOUNT_Msk

#define SDIO_DCOUNT_DATACOUNT

Bit definition for SDIO_STA register

#define SDIO_STA_CCRCFAIL_Pos

#define SDIO_STA_CCRCFAIL_Msk

#define SDIO_STA_CCRCFAIL

#define SDIO_STA_DCRCFAIL_Pos

#define SDIO_STA_DCRCFAIL_Msk

#define SDIO_STA_DCRCFAIL

#define SDIO_STA_CTIMEOUT_Pos

#define SDIO_STA_CTIMEOUT_Msk

#define SDIO_STA_CTIMEOUT

#define SDIO_STA_DTIMEOUT_Pos

#define SDIO_STA_DTIMEOUT_Msk

#define SDIO_STA_DTIMEOUT

#define SDIO_STA_TXUNDERR_Pos

#define SDIO_STA_TXUNDERR_Msk

#define SDIO_STA_TXUNDERR

#define SDIO_STA_RXOVERR_Pos

#define SDIO_STA_RXOVERR_Msk

#define SDIO_STA_RXOVERR

#define SDIO_STA_CMDREND_Pos

#define SDIO_STA_CMDREND_Msk

#define SDIO_STA_CMDREND

#define SDIO_STA_CMDSENT_Pos

#define SDIO_STA_CMDSENT_Msk

#define SDIO_STA_CMDSENT

#define SDIO_STA_DATAEND_Pos

#define SDIO_STA_DATAEND_Msk

#define SDIO_STA_DATAEND

#define SDIO_STA_DBCKEND_Pos

#define SDIO_STA_DBCKEND_Msk

#define SDIO_STA_DBCKEND

#define SDIO_STA_CMDACT_Pos

#define SDIO_STA_CMDACT_Msk

#define SDIO_STA_CMDACT

#define SDIO_STA_TXACT_Pos

#define SDIO_STA_TXACT_Msk

#define SDIO_STA_TXACT

#define SDIO_STA_RXACT_Pos

#define SDIO_STA_RXACT_Msk

#define SDIO_STA_RXACT

#define SDIO_STA_TXFIFOHE_Pos

#define SDIO_STA_TXFIFOHE_Msk

#define SDIO_STA_TXFIFOHE

#define SDIO_STA_RXFIFOHF_Pos

#define SDIO_STA_RXFIFOHF_Msk

#define SDIO_STA_RXFIFOHF

#define SDIO_STA_TXFIFOF_Pos

#define SDIO_STA_TXFIFOF_Msk

#define SDIO_STA_TXFIFOF

#define SDIO_STA_RXFIFOF_Pos

#define SDIO_STA_RXFIFOF_Msk

#define SDIO_STA_RXFIFOF

#define SDIO_STA_TXFIFOE_Pos

#define SDIO_STA_TXFIFOE_Msk

#define SDIO_STA_TXFIFOE

#define SDIO_STA_RXFIFOE_Pos

#define SDIO_STA_RXFIFOE_Msk

#define SDIO_STA_RXFIFOE

#define SDIO_STA_TXDAVL_Pos

#define SDIO_STA_TXDAVL_Msk

#define SDIO_STA_TXDAVL

#define SDIO_STA_RXDAVL_Pos

#define SDIO_STA_RXDAVL_Msk

#define SDIO_STA_RXDAVL

#define SDIO_STA_SDIOIT_Pos

#define SDIO_STA_SDIOIT_Msk

#define SDIO_STA_SDIOIT

Bit definition for SDIO_ICR register

#define SDIO_ICR_CCRCFAILC_Pos

#define SDIO_ICR_CCRCFAILC_Msk

#define SDIO_ICR_CCRCFAILC

#define SDIO_ICR_DCRCFAILC_Pos

#define SDIO_ICR_DCRCFAILC_Msk

#define SDIO_ICR_DCRCFAILC

#define SDIO_ICR_CTIMEOUTC_Pos

#define SDIO_ICR_CTIMEOUTC_Msk

#define SDIO_ICR_CTIMEOUTC

#define SDIO_ICR_DTIMEOUTC_Pos

#define SDIO_ICR_DTIMEOUTC_Msk

#define SDIO_ICR_DTIMEOUTC

#define SDIO_ICR_TXUNDERRC_Pos

#define SDIO_ICR_TXUNDERRC_Msk

#define SDIO_ICR_TXUNDERRC

#define SDIO_ICR_RXOVERRC_Pos

#define SDIO_ICR_RXOVERRC_Msk

#define SDIO_ICR_RXOVERRC

#define SDIO_ICR_CMDRENDC_Pos

#define SDIO_ICR_CMDRENDC_Msk

#define SDIO_ICR_CMDRENDC

#define SDIO_ICR_CMDSENTC_Pos

#define SDIO_ICR_CMDSENTC_Msk

#define SDIO_ICR_CMDSENTC

#define SDIO_ICR_DATAENDC_Pos

#define SDIO_ICR_DATAENDC_Msk

#define SDIO_ICR_DATAENDC

#define SDIO_ICR_DBCKENDC_Pos

#define SDIO_ICR_DBCKENDC_Msk

#define SDIO_ICR_DBCKENDC

#define SDIO_ICR_SDIOITC_Pos

#define SDIO_ICR_SDIOITC_Msk

#define SDIO_ICR_SDIOITC

Bit definition for SDIO_MASK register

#define SDIO_MASK_CCRCFAILIE_Pos

#define SDIO_MASK_CCRCFAILIE_Msk

#define SDIO_MASK_CCRCFAILIE

#define SDIO_MASK_DCRCFAILIE_Pos

#define SDIO_MASK_DCRCFAILIE_Msk

#define SDIO_MASK_DCRCFAILIE

#define SDIO_MASK_CTIMEOUTIE_Pos

#define SDIO_MASK_CTIMEOUTIE_Msk

#define SDIO_MASK_CTIMEOUTIE

#define SDIO_MASK_DTIMEOUTIE_Pos

#define SDIO_MASK_DTIMEOUTIE_Msk

#define SDIO_MASK_DTIMEOUTIE

#define SDIO_MASK_TXUNDERRIE_Pos

#define SDIO_MASK_TXUNDERRIE_Msk

#define SDIO_MASK_TXUNDERRIE

#define SDIO_MASK_RXOVERRIE_Pos

#define SDIO_MASK_RXOVERRIE_Msk

#define SDIO_MASK_RXOVERRIE

#define SDIO_MASK_CMDRENDIE_Pos

#define SDIO_MASK_CMDRENDIE_Msk

#define SDIO_MASK_CMDRENDIE

#define SDIO_MASK_CMDSENTIE_Pos

#define SDIO_MASK_CMDSENTIE_Msk

#define SDIO_MASK_CMDSENTIE

#define SDIO_MASK_DATAENDIE_Pos

#define SDIO_MASK_DATAENDIE_Msk

#define SDIO_MASK_DATAENDIE

#define SDIO_MASK_DBCKENDIE_Pos

#define SDIO_MASK_DBCKENDIE_Msk

#define SDIO_MASK_DBCKENDIE

#define SDIO_MASK_CMDACTIE_Pos

#define SDIO_MASK_CMDACTIE_Msk

#define SDIO_MASK_CMDACTIE

#define SDIO_MASK_TXACTIE_Pos

#define SDIO_MASK_TXACTIE_Msk

#define SDIO_MASK_TXACTIE

#define SDIO_MASK_RXACTIE_Pos

#define SDIO_MASK_RXACTIE_Msk

#define SDIO_MASK_RXACTIE

#define SDIO_MASK_TXFIFOHEIE_Pos

#define SDIO_MASK_TXFIFOHEIE_Msk

#define SDIO_MASK_TXFIFOHEIE

#define SDIO_MASK_RXFIFOHFIE_Pos

#define SDIO_MASK_RXFIFOHFIE_Msk

#define SDIO_MASK_RXFIFOHFIE

#define SDIO_MASK_TXFIFOFIE_Pos

#define SDIO_MASK_TXFIFOFIE_Msk

#define SDIO_MASK_TXFIFOFIE

#define SDIO_MASK_RXFIFOFIE_Pos

#define SDIO_MASK_RXFIFOFIE_Msk

#define SDIO_MASK_RXFIFOFIE

#define SDIO_MASK_TXFIFOEIE_Pos

#define SDIO_MASK_TXFIFOEIE_Msk

#define SDIO_MASK_TXFIFOEIE

#define SDIO_MASK_RXFIFOEIE_Pos

#define SDIO_MASK_RXFIFOEIE_Msk

#define SDIO_MASK_RXFIFOEIE

#define SDIO_MASK_TXDAVLIE_Pos

#define SDIO_MASK_TXDAVLIE_Msk

#define SDIO_MASK_TXDAVLIE

#define SDIO_MASK_RXDAVLIE_Pos

#define SDIO_MASK_RXDAVLIE_Msk

#define SDIO_MASK_RXDAVLIE

#define SDIO_MASK_SDIOITIE_Pos

#define SDIO_MASK_SDIOITIE_Msk

#define SDIO_MASK_SDIOITIE

Bit definition for SDIO_FIFOCNT register

#define SDIO_FIFOCNT_FIFOCOUNT_Pos

#define SDIO_FIFOCNT_FIFOCOUNT_Msk

#define SDIO_FIFOCNT_FIFOCOUNT

Bit definition for SDIO_FIFO register

#define SDIO_FIFO_FIFODATA_Pos

#define SDIO_FIFO_FIFODATA_Msk

#define SDIO_FIFO_FIFODATA

...

#define I2S_APB1_APB2_FEATURE

Bit definition for SPI_CR1 register

#define SPI_CR1_CPHA_Pos

#define SPI_CR1_CPHA_Msk

#define SPI_CR1_CPHA

#define SPI_CR1_CPOL_Pos

#define SPI_CR1_CPOL_Msk

#define SPI_CR1_CPOL

#define SPI_CR1_MSTR_Pos

#define SPI_CR1_MSTR_Msk

#define SPI_CR1_MSTR

#define SPI_CR1_BR_Pos

#define SPI_CR1_BR_Msk

#define SPI_CR1_BR

#define SPI_CR1_BR_0

#define SPI_CR1_BR_1

#define SPI_CR1_BR_2

#define SPI_CR1_SPE_Pos

#define SPI_CR1_SPE_Msk

#define SPI_CR1_SPE

#define SPI_CR1_LSBFIRST_Pos

#define SPI_CR1_LSBFIRST_Msk

#define SPI_CR1_LSBFIRST

#define SPI_CR1_SSI_Pos

#define SPI_CR1_SSI_Msk

#define SPI_CR1_SSI

#define SPI_CR1_SSM_Pos

#define SPI_CR1_SSM_Msk

#define SPI_CR1_SSM

#define SPI_CR1_RXONLY_Pos

#define SPI_CR1_RXONLY_Msk

#define SPI_CR1_RXONLY

#define SPI_CR1_DFF_Pos

#define SPI_CR1_DFF_Msk

#define SPI_CR1_DFF

#define SPI_CR1_CRCNEXT_Pos

#define SPI_CR1_CRCNEXT_Msk

#define SPI_CR1_CRCNEXT

#define SPI_CR1_CRCEN_Pos

#define SPI_CR1_CRCEN_Msk

#define SPI_CR1_CRCEN

#define SPI_CR1_BIDIOE_Pos

#define SPI_CR1_BIDIOE_Msk

#define SPI_CR1_BIDIOE

#define SPI_CR1_BIDIMODE_Pos

#define SPI_CR1_BIDIMODE_Msk

#define SPI_CR1_BIDIMODE

Bit definition for SPI_CR2 register

#define SPI_CR2_RXDMAEN_Pos

#define SPI_CR2_RXDMAEN_Msk

#define SPI_CR2_RXDMAEN

#define SPI_CR2_TXDMAEN_Pos

#define SPI_CR2_TXDMAEN_Msk

#define SPI_CR2_TXDMAEN

#define SPI_CR2_SSOE_Pos

#define SPI_CR2_SSOE_Msk

#define SPI_CR2_SSOE

#define SPI_CR2_FRF_Pos

#define SPI_CR2_FRF_Msk

#define SPI_CR2_FRF

#define SPI_CR2_ERRIE_Pos

#define SPI_CR2_ERRIE_Msk

#define SPI_CR2_ERRIE

#define SPI_CR2_RXNEIE_Pos

#define SPI_CR2_RXNEIE_Msk

#define SPI_CR2_RXNEIE

#define SPI_CR2_TXEIE_Pos

#define SPI_CR2_TXEIE_Msk

#define SPI_CR2_TXEIE

Bit definition for SPI_SR register

#define SPI_SR_RXNE_Pos

#define SPI_SR_RXNE_Msk

#define SPI_SR_RXNE

#define SPI_SR_TXE_Pos

#define SPI_SR_TXE_Msk

#define SPI_SR_TXE

#define SPI_SR_CHSIDE_Pos

#define SPI_SR_CHSIDE_Msk

#define SPI_SR_CHSIDE

#define SPI_SR_UDR_Pos

#define SPI_SR_UDR_Msk

#define SPI_SR_UDR

#define SPI_SR_CRCERR_Pos

#define SPI_SR_CRCERR_Msk

#define SPI_SR_CRCERR

#define SPI_SR_MODF_Pos

#define SPI_SR_MODF_Msk

#define SPI_SR_MODF

#define SPI_SR_OVR_Pos

#define SPI_SR_OVR_Msk

#define SPI_SR_OVR

#define SPI_SR_BSY_Pos

#define SPI_SR_BSY_Msk

#define SPI_SR_BSY

#define SPI_SR_FRE_Pos

#define SPI_SR_FRE_Msk

#define SPI_SR_FRE

Bit definition for SPI_DR register

#define SPI_DR_DR_Pos

#define SPI_DR_DR_Msk

#define SPI_DR_DR

Bit definition for SPI_CRCPR register

#define SPI_CRCPR_CRCPOLY_Pos

#define SPI_CRCPR_CRCPOLY_Msk

#define SPI_CRCPR_CRCPOLY

Bit definition for SPI_RXCRCR register

#define SPI_RXCRCR_RXCRC_Pos

#define SPI_RXCRCR_RXCRC_Msk

#define SPI_RXCRCR_RXCRC

Bit definition for SPI_TXCRCR register

#define SPI_TXCRCR_TXCRC_Pos

#define SPI_TXCRCR_TXCRC_Msk

#define SPI_TXCRCR_TXCRC

Bit definition for SPI_I2SCFGR register

#define SPI_I2SCFGR_CHLEN_Pos

#define SPI_I2SCFGR_CHLEN_Msk

#define SPI_I2SCFGR_CHLEN

#define SPI_I2SCFGR_DATLEN_Pos

#define SPI_I2SCFGR_DATLEN_Msk

#define SPI_I2SCFGR_DATLEN

#define SPI_I2SCFGR_DATLEN_0

#define SPI_I2SCFGR_DATLEN_1

#define SPI_I2SCFGR_CKPOL_Pos

#define SPI_I2SCFGR_CKPOL_Msk

#define SPI_I2SCFGR_CKPOL

#define SPI_I2SCFGR_I2SSTD_Pos

#define SPI_I2SCFGR_I2SSTD_Msk

#define SPI_I2SCFGR_I2SSTD

#define SPI_I2SCFGR_I2SSTD_0

#define SPI_I2SCFGR_I2SSTD_1

#define SPI_I2SCFGR_PCMSYNC_Pos

#define SPI_I2SCFGR_PCMSYNC_Msk

#define SPI_I2SCFGR_PCMSYNC

#define SPI_I2SCFGR_I2SCFG_Pos

#define SPI_I2SCFGR_I2SCFG_Msk

#define SPI_I2SCFGR_I2SCFG

#define SPI_I2SCFGR_I2SCFG_0

#define SPI_I2SCFGR_I2SCFG_1

#define SPI_I2SCFGR_I2SE_Pos

#define SPI_I2SCFGR_I2SE_Msk

#define SPI_I2SCFGR_I2SE

#define SPI_I2SCFGR_I2SMOD_Pos

#define SPI_I2SCFGR_I2SMOD_Msk

#define SPI_I2SCFGR_I2SMOD

#define SPI_I2SCFGR_ASTRTEN_Pos

#define SPI_I2SCFGR_ASTRTEN_Msk

#define SPI_I2SCFGR_ASTRTEN

Bit definition for SPI_I2SPR register

#define SPI_I2SPR_I2SDIV_Pos

#define SPI_I2SPR_I2SDIV_Msk

#define SPI_I2SPR_I2SDIV

#define SPI_I2SPR_ODD_Pos

#define SPI_I2SPR_ODD_Msk

#define SPI_I2SPR_ODD

#define SPI_I2SPR_MCKOE_Pos

#define SPI_I2SPR_MCKOE_Msk

#define SPI_I2SPR_MCKOE

...

Bit definition for SYSCFG_MEMRMP register

#define SYSCFG_MEMRMP_MEM_MODE_Pos

#define SYSCFG_MEMRMP_MEM_MODE_Msk

#define SYSCFG_MEMRMP_MEM_MODE

#define SYSCFG_MEMRMP_MEM_MODE_0

#define SYSCFG_MEMRMP_MEM_MODE_1

#define SYSCFG_MEMRMP_MEM_MODE_2

#define SYSCFG_MEMRMP_UFB_MODE_Pos

#define SYSCFG_MEMRMP_UFB_MODE_Msk

#define SYSCFG_MEMRMP_UFB_MODE

#define SYSCFG_MEMRMP_SWP_FMC_Pos

#define SYSCFG_MEMRMP_SWP_FMC_Msk

#define SYSCFG_MEMRMP_SWP_FMC

#define SYSCFG_MEMRMP_SWP_FMC_0

#define SYSCFG_SWP_FMC

Bit definition for SYSCFG_PMC register

#define SYSCFG_PMC_ADCxDC2_Pos

#define SYSCFG_PMC_ADCxDC2_Msk

#define SYSCFG_PMC_ADCxDC2

#define SYSCFG_PMC_ADC1DC2_Pos

#define SYSCFG_PMC_ADC1DC2_Msk

#define SYSCFG_PMC_ADC1DC2

#define SYSCFG_PMC_ADC2DC2_Pos

#define SYSCFG_PMC_ADC2DC2_Msk

#define SYSCFG_PMC_ADC2DC2

#define SYSCFG_PMC_ADC3DC2_Pos

#define SYSCFG_PMC_ADC3DC2_Msk

#define SYSCFG_PMC_ADC3DC2

Bit definition for SYSCFG_EXTICR1 register

#define SYSCFG_EXTICR1_EXTI0_Pos

#define SYSCFG_EXTICR1_EXTI0_Msk

#define SYSCFG_EXTICR1_EXTI0

#define SYSCFG_EXTICR1_EXTI1_Pos

#define SYSCFG_EXTICR1_EXTI1_Msk

#define SYSCFG_EXTICR1_EXTI1

#define SYSCFG_EXTICR1_EXTI2_Pos

#define SYSCFG_EXTICR1_EXTI2_Msk

#define SYSCFG_EXTICR1_EXTI2

#define SYSCFG_EXTICR1_EXTI3_Pos

#define SYSCFG_EXTICR1_EXTI3_Msk

#define SYSCFG_EXTICR1_EXTI3

#define SYSCFG_EXTICR1_EXTI0_PA

#define SYSCFG_EXTICR1_EXTI0_PB

#define SYSCFG_EXTICR1_EXTI0_PC

#define SYSCFG_EXTICR1_EXTI0_PD

#define SYSCFG_EXTICR1_EXTI0_PE

#define SYSCFG_EXTICR1_EXTI0_PF

#define SYSCFG_EXTICR1_EXTI0_PG

#define SYSCFG_EXTICR1_EXTI0_PH

#define SYSCFG_EXTICR1_EXTI0_PI

#define SYSCFG_EXTICR1_EXTI0_PJ

#define SYSCFG_EXTICR1_EXTI0_PK

#define SYSCFG_EXTICR1_EXTI1_PA

#define SYSCFG_EXTICR1_EXTI1_PB

#define SYSCFG_EXTICR1_EXTI1_PC

#define SYSCFG_EXTICR1_EXTI1_PD

#define SYSCFG_EXTICR1_EXTI1_PE

#define SYSCFG_EXTICR1_EXTI1_PF

#define SYSCFG_EXTICR1_EXTI1_PG

#define SYSCFG_EXTICR1_EXTI1_PH

#define SYSCFG_EXTICR1_EXTI1_PI

#define SYSCFG_EXTICR1_EXTI1_PJ

#define SYSCFG_EXTICR1_EXTI1_PK

#define SYSCFG_EXTICR1_EXTI2_PA

#define SYSCFG_EXTICR1_EXTI2_PB

#define SYSCFG_EXTICR1_EXTI2_PC

#define SYSCFG_EXTICR1_EXTI2_PD

#define SYSCFG_EXTICR1_EXTI2_PE

#define SYSCFG_EXTICR1_EXTI2_PF

#define SYSCFG_EXTICR1_EXTI2_PG

#define SYSCFG_EXTICR1_EXTI2_PH

#define SYSCFG_EXTICR1_EXTI2_PI

#define SYSCFG_EXTICR1_EXTI2_PJ

#define SYSCFG_EXTICR1_EXTI2_PK

#define SYSCFG_EXTICR1_EXTI3_PA

#define SYSCFG_EXTICR1_EXTI3_PB

#define SYSCFG_EXTICR1_EXTI3_PC

#define SYSCFG_EXTICR1_EXTI3_PD

#define SYSCFG_EXTICR1_EXTI3_PE

#define SYSCFG_EXTICR1_EXTI3_PF

#define SYSCFG_EXTICR1_EXTI3_PG

#define SYSCFG_EXTICR1_EXTI3_PH

#define SYSCFG_EXTICR1_EXTI3_PI

#define SYSCFG_EXTICR1_EXTI3_PJ

#define SYSCFG_EXTICR1_EXTI3_PK

Bit definition for SYSCFG_EXTICR2 register

#define SYSCFG_EXTICR2_EXTI4_Pos

#define SYSCFG_EXTICR2_EXTI4_Msk

#define SYSCFG_EXTICR2_EXTI4

#define SYSCFG_EXTICR2_EXTI5_Pos

#define SYSCFG_EXTICR2_EXTI5_Msk

#define SYSCFG_EXTICR2_EXTI5

#define SYSCFG_EXTICR2_EXTI6_Pos

#define SYSCFG_EXTICR2_EXTI6_Msk

#define SYSCFG_EXTICR2_EXTI6

#define SYSCFG_EXTICR2_EXTI7_Pos

#define SYSCFG_EXTICR2_EXTI7_Msk

#define SYSCFG_EXTICR2_EXTI7

#define SYSCFG_EXTICR2_EXTI4_PA

#define SYSCFG_EXTICR2_EXTI4_PB

#define SYSCFG_EXTICR2_EXTI4_PC

#define SYSCFG_EXTICR2_EXTI4_PD

#define SYSCFG_EXTICR2_EXTI4_PE

#define SYSCFG_EXTICR2_EXTI4_PF

#define SYSCFG_EXTICR2_EXTI4_PG

#define SYSCFG_EXTICR2_EXTI4_PH

#define SYSCFG_EXTICR2_EXTI4_PI

#define SYSCFG_EXTICR2_EXTI4_PJ

#define SYSCFG_EXTICR2_EXTI4_PK

#define SYSCFG_EXTICR2_EXTI5_PA

#define SYSCFG_EXTICR2_EXTI5_PB

#define SYSCFG_EXTICR2_EXTI5_PC

#define SYSCFG_EXTICR2_EXTI5_PD

#define SYSCFG_EXTICR2_EXTI5_PE

#define SYSCFG_EXTICR2_EXTI5_PF

#define SYSCFG_EXTICR2_EXTI5_PG

#define SYSCFG_EXTICR2_EXTI5_PH

#define SYSCFG_EXTICR2_EXTI5_PI

#define SYSCFG_EXTICR2_EXTI5_PJ

#define SYSCFG_EXTICR2_EXTI5_PK

#define SYSCFG_EXTICR2_EXTI6_PA

#define SYSCFG_EXTICR2_EXTI6_PB

#define SYSCFG_EXTICR2_EXTI6_PC

#define SYSCFG_EXTICR2_EXTI6_PD

#define SYSCFG_EXTICR2_EXTI6_PE

#define SYSCFG_EXTICR2_EXTI6_PF

#define SYSCFG_EXTICR2_EXTI6_PG

#define SYSCFG_EXTICR2_EXTI6_PH

#define SYSCFG_EXTICR2_EXTI6_PI

#define SYSCFG_EXTICR2_EXTI6_PJ

#define SYSCFG_EXTICR2_EXTI6_PK

#define SYSCFG_EXTICR2_EXTI7_PA

#define SYSCFG_EXTICR2_EXTI7_PB

#define SYSCFG_EXTICR2_EXTI7_PC

#define SYSCFG_EXTICR2_EXTI7_PD

#define SYSCFG_EXTICR2_EXTI7_PE

#define SYSCFG_EXTICR2_EXTI7_PF

#define SYSCFG_EXTICR2_EXTI7_PG

#define SYSCFG_EXTICR2_EXTI7_PH

#define SYSCFG_EXTICR2_EXTI7_PI

#define SYSCFG_EXTICR2_EXTI7_PJ

#define SYSCFG_EXTICR2_EXTI7_PK

Bit definition for SYSCFG_EXTICR3 register

#define SYSCFG_EXTICR3_EXTI8_Pos

#define SYSCFG_EXTICR3_EXTI8_Msk

#define SYSCFG_EXTICR3_EXTI8

#define SYSCFG_EXTICR3_EXTI9_Pos

#define SYSCFG_EXTICR3_EXTI9_Msk

#define SYSCFG_EXTICR3_EXTI9

#define SYSCFG_EXTICR3_EXTI10_Pos

#define SYSCFG_EXTICR3_EXTI10_Msk

#define SYSCFG_EXTICR3_EXTI10

#define SYSCFG_EXTICR3_EXTI11_Pos

#define SYSCFG_EXTICR3_EXTI11_Msk

#define SYSCFG_EXTICR3_EXTI11

#define SYSCFG_EXTICR3_EXTI8_PA

#define SYSCFG_EXTICR3_EXTI8_PB

#define SYSCFG_EXTICR3_EXTI8_PC

#define SYSCFG_EXTICR3_EXTI8_PD

#define SYSCFG_EXTICR3_EXTI8_PE

#define SYSCFG_EXTICR3_EXTI8_PF

#define SYSCFG_EXTICR3_EXTI8_PG

#define SYSCFG_EXTICR3_EXTI8_PH

#define SYSCFG_EXTICR3_EXTI8_PI

#define SYSCFG_EXTICR3_EXTI8_PJ

#define SYSCFG_EXTICR3_EXTI9_PA

#define SYSCFG_EXTICR3_EXTI9_PB

#define SYSCFG_EXTICR3_EXTI9_PC

#define SYSCFG_EXTICR3_EXTI9_PD

#define SYSCFG_EXTICR3_EXTI9_PE

#define SYSCFG_EXTICR3_EXTI9_PF

#define SYSCFG_EXTICR3_EXTI9_PG

#define SYSCFG_EXTICR3_EXTI9_PH

#define SYSCFG_EXTICR3_EXTI9_PI

#define SYSCFG_EXTICR3_EXTI9_PJ

#define SYSCFG_EXTICR3_EXTI10_PA

#define SYSCFG_EXTICR3_EXTI10_PB

#define SYSCFG_EXTICR3_EXTI10_PC

#define SYSCFG_EXTICR3_EXTI10_PD

#define SYSCFG_EXTICR3_EXTI10_PE

#define SYSCFG_EXTICR3_EXTI10_PF

#define SYSCFG_EXTICR3_EXTI10_PG

#define SYSCFG_EXTICR3_EXTI10_PH

#define SYSCFG_EXTICR3_EXTI10_PI

#define SYSCFG_EXTICR3_EXTI10_PJ

#define SYSCFG_EXTICR3_EXTI11_PA

#define SYSCFG_EXTICR3_EXTI11_PB

#define SYSCFG_EXTICR3_EXTI11_PC

#define SYSCFG_EXTICR3_EXTI11_PD

#define SYSCFG_EXTICR3_EXTI11_PE

#define SYSCFG_EXTICR3_EXTI11_PF

#define SYSCFG_EXTICR3_EXTI11_PG

#define SYSCFG_EXTICR3_EXTI11_PH

#define SYSCFG_EXTICR3_EXTI11_PI

#define SYSCFG_EXTICR3_EXTI11_PJ

Bit definition for SYSCFG_EXTICR4 register

#define SYSCFG_EXTICR4_EXTI12_Pos

#define SYSCFG_EXTICR4_EXTI12_Msk

#define SYSCFG_EXTICR4_EXTI12

#define SYSCFG_EXTICR4_EXTI13_Pos

#define SYSCFG_EXTICR4_EXTI13_Msk

#define SYSCFG_EXTICR4_EXTI13

#define SYSCFG_EXTICR4_EXTI14_Pos

#define SYSCFG_EXTICR4_EXTI14_Msk

#define SYSCFG_EXTICR4_EXTI14

#define SYSCFG_EXTICR4_EXTI15_Pos

#define SYSCFG_EXTICR4_EXTI15_Msk

#define SYSCFG_EXTICR4_EXTI15

#define SYSCFG_EXTICR4_EXTI12_PA

#define SYSCFG_EXTICR4_EXTI12_PB

#define SYSCFG_EXTICR4_EXTI12_PC

#define SYSCFG_EXTICR4_EXTI12_PD

#define SYSCFG_EXTICR4_EXTI12_PE

#define SYSCFG_EXTICR4_EXTI12_PF

#define SYSCFG_EXTICR4_EXTI12_PG

#define SYSCFG_EXTICR4_EXTI12_PH

#define SYSCFG_EXTICR4_EXTI12_PI

#define SYSCFG_EXTICR4_EXTI12_PJ

#define SYSCFG_EXTICR4_EXTI13_PA

#define SYSCFG_EXTICR4_EXTI13_PB

#define SYSCFG_EXTICR4_EXTI13_PC

#define SYSCFG_EXTICR4_EXTI13_PD

#define SYSCFG_EXTICR4_EXTI13_PE

#define SYSCFG_EXTICR4_EXTI13_PF

#define SYSCFG_EXTICR4_EXTI13_PG

#define SYSCFG_EXTICR4_EXTI13_PH

#define SYSCFG_EXTICR4_EXTI13_PI

#define SYSCFG_EXTICR4_EXTI13_PJ

#define SYSCFG_EXTICR4_EXTI14_PA

#define SYSCFG_EXTICR4_EXTI14_PB

#define SYSCFG_EXTICR4_EXTI14_PC

#define SYSCFG_EXTICR4_EXTI14_PD

#define SYSCFG_EXTICR4_EXTI14_PE

#define SYSCFG_EXTICR4_EXTI14_PF

#define SYSCFG_EXTICR4_EXTI14_PG

#define SYSCFG_EXTICR4_EXTI14_PH

#define SYSCFG_EXTICR4_EXTI14_PI

#define SYSCFG_EXTICR4_EXTI14_PJ

#define SYSCFG_EXTICR4_EXTI15_PA

#define SYSCFG_EXTICR4_EXTI15_PB

#define SYSCFG_EXTICR4_EXTI15_PC

#define SYSCFG_EXTICR4_EXTI15_PD

#define SYSCFG_EXTICR4_EXTI15_PE

#define SYSCFG_EXTICR4_EXTI15_PF

#define SYSCFG_EXTICR4_EXTI15_PG

#define SYSCFG_EXTICR4_EXTI15_PH

#define SYSCFG_EXTICR4_EXTI15_PI

#define SYSCFG_EXTICR4_EXTI15_PJ

Bit definition for SYSCFG_CMPCR register

#define SYSCFG_CMPCR_CMP_PD_Pos

#define SYSCFG_CMPCR_CMP_PD_Msk

#define SYSCFG_CMPCR_CMP_PD

#define SYSCFG_CMPCR_READY_Pos

#define SYSCFG_CMPCR_READY_Msk

#define SYSCFG_CMPCR_READY

Bit definition for SYSCFG_CFGR register

#define SYSCFG_CFGR_FMPI2C1_SCL_Pos

#define SYSCFG_CFGR_FMPI2C1_SCL_Msk

#define SYSCFG_CFGR_FMPI2C1_SCL

#define SYSCFG_CFGR_FMPI2C1_SDA_Pos

#define SYSCFG_CFGR_FMPI2C1_SDA_Msk

#define SYSCFG_CFGR_FMPI2C1_SDA

...

Bit definition for TIM_CR1 register

#define TIM_CR1_CEN_Pos

#define TIM_CR1_CEN_Msk

#define TIM_CR1_CEN

#define TIM_CR1_UDIS_Pos

#define TIM_CR1_UDIS_Msk

#define TIM_CR1_UDIS

#define TIM_CR1_URS_Pos

#define TIM_CR1_URS_Msk

#define TIM_CR1_URS

#define TIM_CR1_OPM_Pos

#define TIM_CR1_OPM_Msk

#define TIM_CR1_OPM

#define TIM_CR1_DIR_Pos

#define TIM_CR1_DIR_Msk

#define TIM_CR1_DIR

#define TIM_CR1_CMS_Pos

#define TIM_CR1_CMS_Msk

#define TIM_CR1_CMS

#define TIM_CR1_CMS_0

#define TIM_CR1_CMS_1

#define TIM_CR1_ARPE_Pos

#define TIM_CR1_ARPE_Msk

#define TIM_CR1_ARPE

#define TIM_CR1_CKD_Pos

#define TIM_CR1_CKD_Msk

#define TIM_CR1_CKD

#define TIM_CR1_CKD_0

#define TIM_CR1_CKD_1

Bit definition for TIM_CR2 register

#define TIM_CR2_CCPC_Pos

#define TIM_CR2_CCPC_Msk

#define TIM_CR2_CCPC

#define TIM_CR2_CCUS_Pos

#define TIM_CR2_CCUS_Msk

#define TIM_CR2_CCUS

#define TIM_CR2_CCDS_Pos

#define TIM_CR2_CCDS_Msk

#define TIM_CR2_CCDS

#define TIM_CR2_MMS_Pos

#define TIM_CR2_MMS_Msk

#define TIM_CR2_MMS

#define TIM_CR2_MMS_0

#define TIM_CR2_MMS_1

#define TIM_CR2_MMS_2

#define TIM_CR2_TI1S_Pos

#define TIM_CR2_TI1S_Msk

#define TIM_CR2_TI1S

#define TIM_CR2_OIS1_Pos

#define TIM_CR2_OIS1_Msk

#define TIM_CR2_OIS1

#define TIM_CR2_OIS1N_Pos

#define TIM_CR2_OIS1N_Msk

#define TIM_CR2_OIS1N

#define TIM_CR2_OIS2_Pos

#define TIM_CR2_OIS2_Msk

#define TIM_CR2_OIS2

#define TIM_CR2_OIS2N_Pos

#define TIM_CR2_OIS2N_Msk

#define TIM_CR2_OIS2N

#define TIM_CR2_OIS3_Pos

#define TIM_CR2_OIS3_Msk

#define TIM_CR2_OIS3

#define TIM_CR2_OIS3N_Pos

#define TIM_CR2_OIS3N_Msk

#define TIM_CR2_OIS3N

#define TIM_CR2_OIS4_Pos

#define TIM_CR2_OIS4_Msk

#define TIM_CR2_OIS4

Bit definition for TIM_SMCR register

#define TIM_SMCR_SMS_Pos

#define TIM_SMCR_SMS_Msk

#define TIM_SMCR_SMS

#define TIM_SMCR_SMS_0

#define TIM_SMCR_SMS_1

#define TIM_SMCR_SMS_2

#define TIM_SMCR_TS_Pos

#define TIM_SMCR_TS_Msk

#define TIM_SMCR_TS

#define TIM_SMCR_TS_0

#define TIM_SMCR_TS_1

#define TIM_SMCR_TS_2

#define TIM_SMCR_MSM_Pos

#define TIM_SMCR_MSM_Msk

#define TIM_SMCR_MSM

#define TIM_SMCR_ETF_Pos

#define TIM_SMCR_ETF_Msk

#define TIM_SMCR_ETF

#define TIM_SMCR_ETF_0

#define TIM_SMCR_ETF_1

#define TIM_SMCR_ETF_2

#define TIM_SMCR_ETF_3

#define TIM_SMCR_ETPS_Pos

#define TIM_SMCR_ETPS_Msk

#define TIM_SMCR_ETPS

#define TIM_SMCR_ETPS_0

#define TIM_SMCR_ETPS_1

#define TIM_SMCR_ECE_Pos

#define TIM_SMCR_ECE_Msk

#define TIM_SMCR_ECE

#define TIM_SMCR_ETP_Pos

#define TIM_SMCR_ETP_Msk

#define TIM_SMCR_ETP

Bit definition for TIM_DIER register

#define TIM_DIER_UIE_Pos

#define TIM_DIER_UIE_Msk

#define TIM_DIER_UIE

#define TIM_DIER_CC1IE_Pos

#define TIM_DIER_CC1IE_Msk

#define TIM_DIER_CC1IE

#define TIM_DIER_CC2IE_Pos

#define TIM_DIER_CC2IE_Msk

#define TIM_DIER_CC2IE

#define TIM_DIER_CC3IE_Pos

#define TIM_DIER_CC3IE_Msk

#define TIM_DIER_CC3IE

#define TIM_DIER_CC4IE_Pos

#define TIM_DIER_CC4IE_Msk

#define TIM_DIER_CC4IE

#define TIM_DIER_COMIE_Pos

#define TIM_DIER_COMIE_Msk

#define TIM_DIER_COMIE

#define TIM_DIER_TIE_Pos

#define TIM_DIER_TIE_Msk

#define TIM_DIER_TIE

#define TIM_DIER_BIE_Pos

#define TIM_DIER_BIE_Msk

#define TIM_DIER_BIE

#define TIM_DIER_UDE_Pos

#define TIM_DIER_UDE_Msk

#define TIM_DIER_UDE

#define TIM_DIER_CC1DE_Pos

#define TIM_DIER_CC1DE_Msk

#define TIM_DIER_CC1DE

#define TIM_DIER_CC2DE_Pos

#define TIM_DIER_CC2DE_Msk

#define TIM_DIER_CC2DE

#define TIM_DIER_CC3DE_Pos

#define TIM_DIER_CC3DE_Msk

#define TIM_DIER_CC3DE

#define TIM_DIER_CC4DE_Pos

#define TIM_DIER_CC4DE_Msk

#define TIM_DIER_CC4DE

#define TIM_DIER_COMDE_Pos

#define TIM_DIER_COMDE_Msk

#define TIM_DIER_COMDE

#define TIM_DIER_TDE_Pos

#define TIM_DIER_TDE_Msk

#define TIM_DIER_TDE

Bit definition for TIM_SR register

#define TIM_SR_UIF_Pos

#define TIM_SR_UIF_Msk

#define TIM_SR_UIF

#define TIM_SR_CC1IF_Pos

#define TIM_SR_CC1IF_Msk

#define TIM_SR_CC1IF

#define TIM_SR_CC2IF_Pos

#define TIM_SR_CC2IF_Msk

#define TIM_SR_CC2IF

#define TIM_SR_CC3IF_Pos

#define TIM_SR_CC3IF_Msk

#define TIM_SR_CC3IF

#define TIM_SR_CC4IF_Pos

#define TIM_SR_CC4IF_Msk

#define TIM_SR_CC4IF

#define TIM_SR_COMIF_Pos

#define TIM_SR_COMIF_Msk

#define TIM_SR_COMIF

#define TIM_SR_TIF_Pos

#define TIM_SR_TIF_Msk

#define TIM_SR_TIF

#define TIM_SR_BIF_Pos

#define TIM_SR_BIF_Msk

#define TIM_SR_BIF

#define TIM_SR_CC1OF_Pos

#define TIM_SR_CC1OF_Msk

#define TIM_SR_CC1OF

#define TIM_SR_CC2OF_Pos

#define TIM_SR_CC2OF_Msk

#define TIM_SR_CC2OF

#define TIM_SR_CC3OF_Pos

#define TIM_SR_CC3OF_Msk

#define TIM_SR_CC3OF

#define TIM_SR_CC4OF_Pos

#define TIM_SR_CC4OF_Msk

#define TIM_SR_CC4OF

Bit definition for TIM_EGR register

#define TIM_EGR_UG_Pos

#define TIM_EGR_UG_Msk

#define TIM_EGR_UG

#define TIM_EGR_CC1G_Pos

#define TIM_EGR_CC1G_Msk

#define TIM_EGR_CC1G

#define TIM_EGR_CC2G_Pos

#define TIM_EGR_CC2G_Msk

#define TIM_EGR_CC2G

#define TIM_EGR_CC3G_Pos

#define TIM_EGR_CC3G_Msk

#define TIM_EGR_CC3G

#define TIM_EGR_CC4G_Pos

#define TIM_EGR_CC4G_Msk

#define TIM_EGR_CC4G

#define TIM_EGR_COMG_Pos

#define TIM_EGR_COMG_Msk

#define TIM_EGR_COMG

#define TIM_EGR_TG_Pos

#define TIM_EGR_TG_Msk

#define TIM_EGR_TG

#define TIM_EGR_BG_Pos

#define TIM_EGR_BG_Msk

#define TIM_EGR_BG

Bit definition for TIM_CCMR1 register

#define TIM_CCMR1_CC1S_Pos

#define TIM_CCMR1_CC1S_Msk

#define TIM_CCMR1_CC1S

#define TIM_CCMR1_CC1S_0

#define TIM_CCMR1_CC1S_1

#define TIM_CCMR1_OC1FE_Pos

#define TIM_CCMR1_OC1FE_Msk

#define TIM_CCMR1_OC1FE

#define TIM_CCMR1_OC1PE_Pos

#define TIM_CCMR1_OC1PE_Msk

#define TIM_CCMR1_OC1PE

#define TIM_CCMR1_OC1M_Pos

#define TIM_CCMR1_OC1M_Msk

#define TIM_CCMR1_OC1M

#define TIM_CCMR1_OC1M_0

#define TIM_CCMR1_OC1M_1

#define TIM_CCMR1_OC1M_2

#define TIM_CCMR1_OC1CE_Pos

#define TIM_CCMR1_OC1CE_Msk

#define TIM_CCMR1_OC1CE

#define TIM_CCMR1_CC2S_Pos

#define TIM_CCMR1_CC2S_Msk

#define TIM_CCMR1_CC2S

#define TIM_CCMR1_CC2S_0

#define TIM_CCMR1_CC2S_1

#define TIM_CCMR1_OC2FE_Pos

#define TIM_CCMR1_OC2FE_Msk

#define TIM_CCMR1_OC2FE

#define TIM_CCMR1_OC2PE_Pos

#define TIM_CCMR1_OC2PE_Msk

#define TIM_CCMR1_OC2PE

#define TIM_CCMR1_OC2M_Pos

#define TIM_CCMR1_OC2M_Msk

#define TIM_CCMR1_OC2M

#define TIM_CCMR1_OC2M_0

#define TIM_CCMR1_OC2M_1

#define TIM_CCMR1_OC2M_2

#define TIM_CCMR1_OC2CE_Pos

#define TIM_CCMR1_OC2CE_Msk

#define TIM_CCMR1_OC2CE

#define TIM_CCMR1_IC1PSC_Pos

#define TIM_CCMR1_IC1PSC_Msk

#define TIM_CCMR1_IC1PSC

#define TIM_CCMR1_IC1PSC_0

#define TIM_CCMR1_IC1PSC_1

#define TIM_CCMR1_IC1F_Pos

#define TIM_CCMR1_IC1F_Msk

#define TIM_CCMR1_IC1F

#define TIM_CCMR1_IC1F_0

#define TIM_CCMR1_IC1F_1

#define TIM_CCMR1_IC1F_2

#define TIM_CCMR1_IC1F_3

#define TIM_CCMR1_IC2PSC_Pos

#define TIM_CCMR1_IC2PSC_Msk

#define TIM_CCMR1_IC2PSC

#define TIM_CCMR1_IC2PSC_0

#define TIM_CCMR1_IC2PSC_1

#define TIM_CCMR1_IC2F_Pos

#define TIM_CCMR1_IC2F_Msk

#define TIM_CCMR1_IC2F

#define TIM_CCMR1_IC2F_0

#define TIM_CCMR1_IC2F_1

#define TIM_CCMR1_IC2F_2

#define TIM_CCMR1_IC2F_3

Bit definition for TIM_CCMR2 register

#define TIM_CCMR2_CC3S_Pos

#define TIM_CCMR2_CC3S_Msk

#define TIM_CCMR2_CC3S

#define TIM_CCMR2_CC3S_0

#define TIM_CCMR2_CC3S_1

#define TIM_CCMR2_OC3FE_Pos

#define TIM_CCMR2_OC3FE_Msk

#define TIM_CCMR2_OC3FE

#define TIM_CCMR2_OC3PE_Pos

#define TIM_CCMR2_OC3PE_Msk

#define TIM_CCMR2_OC3PE

#define TIM_CCMR2_OC3M_Pos

#define TIM_CCMR2_OC3M_Msk

#define TIM_CCMR2_OC3M

#define TIM_CCMR2_OC3M_0

#define TIM_CCMR2_OC3M_1

#define TIM_CCMR2_OC3M_2

#define TIM_CCMR2_OC3CE_Pos

#define TIM_CCMR2_OC3CE_Msk

#define TIM_CCMR2_OC3CE

#define TIM_CCMR2_CC4S_Pos

#define TIM_CCMR2_CC4S_Msk

#define TIM_CCMR2_CC4S

#define TIM_CCMR2_CC4S_0

#define TIM_CCMR2_CC4S_1

#define TIM_CCMR2_OC4FE_Pos

#define TIM_CCMR2_OC4FE_Msk

#define TIM_CCMR2_OC4FE

#define TIM_CCMR2_OC4PE_Pos

#define TIM_CCMR2_OC4PE_Msk

#define TIM_CCMR2_OC4PE

#define TIM_CCMR2_OC4M_Pos

#define TIM_CCMR2_OC4M_Msk

#define TIM_CCMR2_OC4M

#define TIM_CCMR2_OC4M_0

#define TIM_CCMR2_OC4M_1

#define TIM_CCMR2_OC4M_2

#define TIM_CCMR2_OC4CE_Pos

#define TIM_CCMR2_OC4CE_Msk

#define TIM_CCMR2_OC4CE

#define TIM_CCMR2_IC3PSC_Pos

#define TIM_CCMR2_IC3PSC_Msk

#define TIM_CCMR2_IC3PSC

#define TIM_CCMR2_IC3PSC_0

#define TIM_CCMR2_IC3PSC_1

#define TIM_CCMR2_IC3F_Pos

#define TIM_CCMR2_IC3F_Msk

#define TIM_CCMR2_IC3F

#define TIM_CCMR2_IC3F_0

#define TIM_CCMR2_IC3F_1

#define TIM_CCMR2_IC3F_2

#define TIM_CCMR2_IC3F_3

#define TIM_CCMR2_IC4PSC_Pos

#define TIM_CCMR2_IC4PSC_Msk

#define TIM_CCMR2_IC4PSC

#define TIM_CCMR2_IC4PSC_0

#define TIM_CCMR2_IC4PSC_1

#define TIM_CCMR2_IC4F_Pos

#define TIM_CCMR2_IC4F_Msk

#define TIM_CCMR2_IC4F

#define TIM_CCMR2_IC4F_0

#define TIM_CCMR2_IC4F_1

#define TIM_CCMR2_IC4F_2

#define TIM_CCMR2_IC4F_3

Bit definition for TIM_CCER register

#define TIM_CCER_CC1E_Pos

#define TIM_CCER_CC1E_Msk

#define TIM_CCER_CC1E

#define TIM_CCER_CC1P_Pos

#define TIM_CCER_CC1P_Msk

#define TIM_CCER_CC1P

#define TIM_CCER_CC1NE_Pos

#define TIM_CCER_CC1NE_Msk

#define TIM_CCER_CC1NE

#define TIM_CCER_CC1NP_Pos

#define TIM_CCER_CC1NP_Msk

#define TIM_CCER_CC1NP

#define TIM_CCER_CC2E_Pos

#define TIM_CCER_CC2E_Msk

#define TIM_CCER_CC2E

#define TIM_CCER_CC2P_Pos

#define TIM_CCER_CC2P_Msk

#define TIM_CCER_CC2P

#define TIM_CCER_CC2NE_Pos

#define TIM_CCER_CC2NE_Msk

#define TIM_CCER_CC2NE

#define TIM_CCER_CC2NP_Pos

#define TIM_CCER_CC2NP_Msk

#define TIM_CCER_CC2NP

#define TIM_CCER_CC3E_Pos

#define TIM_CCER_CC3E_Msk

#define TIM_CCER_CC3E

#define TIM_CCER_CC3P_Pos

#define TIM_CCER_CC3P_Msk

#define TIM_CCER_CC3P

#define TIM_CCER_CC3NE_Pos

#define TIM_CCER_CC3NE_Msk

#define TIM_CCER_CC3NE

#define TIM_CCER_CC3NP_Pos

#define TIM_CCER_CC3NP_Msk

#define TIM_CCER_CC3NP

#define TIM_CCER_CC4E_Pos

#define TIM_CCER_CC4E_Msk

#define TIM_CCER_CC4E

#define TIM_CCER_CC4P_Pos

#define TIM_CCER_CC4P_Msk

#define TIM_CCER_CC4P

#define TIM_CCER_CC4NP_Pos

#define TIM_CCER_CC4NP_Msk

#define TIM_CCER_CC4NP

Bit definition for TIM_CNT register

#define TIM_CNT_CNT_Pos

#define TIM_CNT_CNT_Msk

#define TIM_CNT_CNT

Bit definition for TIM_PSC register

#define TIM_PSC_PSC_Pos

#define TIM_PSC_PSC_Msk

#define TIM_PSC_PSC

Bit definition for TIM_ARR register

#define TIM_ARR_ARR_Pos

#define TIM_ARR_ARR_Msk

#define TIM_ARR_ARR

Bit definition for TIM_RCR register

#define TIM_RCR_REP_Pos

#define TIM_RCR_REP_Msk

#define TIM_RCR_REP

Bit definition for TIM_CCR1 register

#define TIM_CCR1_CCR1_Pos

#define TIM_CCR1_CCR1_Msk

#define TIM_CCR1_CCR1

Bit definition for TIM_CCR2 register

#define TIM_CCR2_CCR2_Pos

#define TIM_CCR2_CCR2_Msk

#define TIM_CCR2_CCR2

Bit definition for TIM_CCR3 register

#define TIM_CCR3_CCR3_Pos

#define TIM_CCR3_CCR3_Msk

#define TIM_CCR3_CCR3

Bit definition for TIM_CCR4 register

#define TIM_CCR4_CCR4_Pos

#define TIM_CCR4_CCR4_Msk

#define TIM_CCR4_CCR4

Bit definition for TIM_BDTR register

#define TIM_BDTR_DTG_Pos

#define TIM_BDTR_DTG_Msk

#define TIM_BDTR_DTG

#define TIM_BDTR_DTG_0

#define TIM_BDTR_DTG_1

#define TIM_BDTR_DTG_2

#define TIM_BDTR_DTG_3

#define TIM_BDTR_DTG_4

#define TIM_BDTR_DTG_5

#define TIM_BDTR_DTG_6

#define TIM_BDTR_DTG_7

#define TIM_BDTR_LOCK_Pos

#define TIM_BDTR_LOCK_Msk

#define TIM_BDTR_LOCK

#define TIM_BDTR_LOCK_0

#define TIM_BDTR_LOCK_1

#define TIM_BDTR_OSSI_Pos

#define TIM_BDTR_OSSI_Msk

#define TIM_BDTR_OSSI

#define TIM_BDTR_OSSR_Pos

#define TIM_BDTR_OSSR_Msk

#define TIM_BDTR_OSSR

#define TIM_BDTR_BKE_Pos

#define TIM_BDTR_BKE_Msk

#define TIM_BDTR_BKE

#define TIM_BDTR_BKP_Pos

#define TIM_BDTR_BKP_Msk

#define TIM_BDTR_BKP

#define TIM_BDTR_AOE_Pos

#define TIM_BDTR_AOE_Msk

#define TIM_BDTR_AOE

#define TIM_BDTR_MOE_Pos

#define TIM_BDTR_MOE_Msk

#define TIM_BDTR_MOE

Bit definition for TIM_DCR register

#define TIM_DCR_DBA_Pos

#define TIM_DCR_DBA_Msk

#define TIM_DCR_DBA

#define TIM_DCR_DBA_0

#define TIM_DCR_DBA_1

#define TIM_DCR_DBA_2

#define TIM_DCR_DBA_3

#define TIM_DCR_DBA_4

#define TIM_DCR_DBL_Pos

#define TIM_DCR_DBL_Msk

#define TIM_DCR_DBL

#define TIM_DCR_DBL_0

#define TIM_DCR_DBL_1

#define TIM_DCR_DBL_2

#define TIM_DCR_DBL_3

#define TIM_DCR_DBL_4

Bit definition for TIM_DMAR register

#define TIM_DMAR_DMAB_Pos

#define TIM_DMAR_DMAB_Msk

#define TIM_DMAR_DMAB

Bit definition for TIM_OR register

#define TIM_OR_TI1_RMP_Pos

#define TIM_OR_TI1_RMP_Msk

#define TIM_OR_TI1_RMP

#define TIM_OR_TI1_RMP_0

#define TIM_OR_TI1_RMP_1

#define TIM_OR_TI4_RMP_Pos

#define TIM_OR_TI4_RMP_Msk

#define TIM_OR_TI4_RMP

#define TIM_OR_TI4_RMP_0

#define TIM_OR_TI4_RMP_1

#define TIM_OR_ITR1_RMP_Pos

#define TIM_OR_ITR1_RMP_Msk

#define TIM_OR_ITR1_RMP

#define TIM_OR_ITR1_RMP_0

#define TIM_OR_ITR1_RMP_1

...

Bit definition for USART_SR register

#define USART_SR_PE_Pos

#define USART_SR_PE_Msk

#define USART_SR_PE

#define USART_SR_FE_Pos

#define USART_SR_FE_Msk

#define USART_SR_FE

#define USART_SR_NE_Pos

#define USART_SR_NE_Msk

#define USART_SR_NE

#define USART_SR_ORE_Pos

#define USART_SR_ORE_Msk

#define USART_SR_ORE

#define USART_SR_IDLE_Pos

#define USART_SR_IDLE_Msk

#define USART_SR_IDLE

#define USART_SR_RXNE_Pos

#define USART_SR_RXNE_Msk

#define USART_SR_RXNE

#define USART_SR_TC_Pos

#define USART_SR_TC_Msk

#define USART_SR_TC

#define USART_SR_TXE_Pos

#define USART_SR_TXE_Msk

#define USART_SR_TXE

#define USART_SR_LBD_Pos

#define USART_SR_LBD_Msk

#define USART_SR_LBD

#define USART_SR_CTS_Pos

#define USART_SR_CTS_Msk

#define USART_SR_CTS

Bit definition for USART_DR register

#define USART_DR_DR_Pos

#define USART_DR_DR_Msk

#define USART_DR_DR

Bit definition for USART_BRR register

#define USART_BRR_DIV_Fraction_Pos

#define USART_BRR_DIV_Fraction_Msk

#define USART_BRR_DIV_Fraction

#define USART_BRR_DIV_Mantissa_Pos

#define USART_BRR_DIV_Mantissa_Msk

#define USART_BRR_DIV_Mantissa

Bit definition for USART_CR1 register

#define USART_CR1_SBK_Pos

#define USART_CR1_SBK_Msk

#define USART_CR1_SBK

#define USART_CR1_RWU_Pos

#define USART_CR1_RWU_Msk

#define USART_CR1_RWU

#define USART_CR1_RE_Pos

#define USART_CR1_RE_Msk

#define USART_CR1_RE

#define USART_CR1_TE_Pos

#define USART_CR1_TE_Msk

#define USART_CR1_TE

#define USART_CR1_IDLEIE_Pos

#define USART_CR1_IDLEIE_Msk

#define USART_CR1_IDLEIE

#define USART_CR1_RXNEIE_Pos

#define USART_CR1_RXNEIE_Msk

#define USART_CR1_RXNEIE

#define USART_CR1_TCIE_Pos

#define USART_CR1_TCIE_Msk

#define USART_CR1_TCIE

#define USART_CR1_TXEIE_Pos

#define USART_CR1_TXEIE_Msk

#define USART_CR1_TXEIE

#define USART_CR1_PEIE_Pos

#define USART_CR1_PEIE_Msk

#define USART_CR1_PEIE

#define USART_CR1_PS_Pos

#define USART_CR1_PS_Msk

#define USART_CR1_PS

#define USART_CR1_PCE_Pos

#define USART_CR1_PCE_Msk

#define USART_CR1_PCE

#define USART_CR1_WAKE_Pos

#define USART_CR1_WAKE_Msk

#define USART_CR1_WAKE

#define USART_CR1_M_Pos

#define USART_CR1_M_Msk

#define USART_CR1_M

#define USART_CR1_UE_Pos

#define USART_CR1_UE_Msk

#define USART_CR1_UE

#define USART_CR1_OVER8_Pos

#define USART_CR1_OVER8_Msk

#define USART_CR1_OVER8

Bit definition for USART_CR2 register

#define USART_CR2_ADD_Pos

#define USART_CR2_ADD_Msk

#define USART_CR2_ADD

#define USART_CR2_LBDL_Pos

#define USART_CR2_LBDL_Msk

#define USART_CR2_LBDL

#define USART_CR2_LBDIE_Pos

#define USART_CR2_LBDIE_Msk

#define USART_CR2_LBDIE

#define USART_CR2_LBCL_Pos

#define USART_CR2_LBCL_Msk

#define USART_CR2_LBCL

#define USART_CR2_CPHA_Pos

#define USART_CR2_CPHA_Msk

#define USART_CR2_CPHA

#define USART_CR2_CPOL_Pos

#define USART_CR2_CPOL_Msk

#define USART_CR2_CPOL

#define USART_CR2_CLKEN_Pos

#define USART_CR2_CLKEN_Msk

#define USART_CR2_CLKEN

#define USART_CR2_STOP_Pos

#define USART_CR2_STOP_Msk

#define USART_CR2_STOP

#define USART_CR2_STOP_0

#define USART_CR2_STOP_1

#define USART_CR2_LINEN_Pos

#define USART_CR2_LINEN_Msk

#define USART_CR2_LINEN

Bit definition for USART_CR3 register

#define USART_CR3_EIE_Pos

#define USART_CR3_EIE_Msk

#define USART_CR3_EIE

#define USART_CR3_IREN_Pos

#define USART_CR3_IREN_Msk

#define USART_CR3_IREN

#define USART_CR3_IRLP_Pos

#define USART_CR3_IRLP_Msk

#define USART_CR3_IRLP

#define USART_CR3_HDSEL_Pos

#define USART_CR3_HDSEL_Msk

#define USART_CR3_HDSEL

#define USART_CR3_NACK_Pos

#define USART_CR3_NACK_Msk

#define USART_CR3_NACK

#define USART_CR3_SCEN_Pos

#define USART_CR3_SCEN_Msk

#define USART_CR3_SCEN

#define USART_CR3_DMAR_Pos

#define USART_CR3_DMAR_Msk

#define USART_CR3_DMAR

#define USART_CR3_DMAT_Pos

#define USART_CR3_DMAT_Msk

#define USART_CR3_DMAT

#define USART_CR3_RTSE_Pos

#define USART_CR3_RTSE_Msk

#define USART_CR3_RTSE

#define USART_CR3_CTSE_Pos

#define USART_CR3_CTSE_Msk

#define USART_CR3_CTSE

#define USART_CR3_CTSIE_Pos

#define USART_CR3_CTSIE_Msk

#define USART_CR3_CTSIE

#define USART_CR3_ONEBIT_Pos

#define USART_CR3_ONEBIT_Msk

#define USART_CR3_ONEBIT

Bit definition for USART_GTPR register

#define USART_GTPR_PSC_Pos

#define USART_GTPR_PSC_Msk

#define USART_GTPR_PSC

#define USART_GTPR_PSC_0

#define USART_GTPR_PSC_1

#define USART_GTPR_PSC_2

#define USART_GTPR_PSC_3

#define USART_GTPR_PSC_4

#define USART_GTPR_PSC_5

#define USART_GTPR_PSC_6

#define USART_GTPR_PSC_7

#define USART_GTPR_GT_Pos

#define USART_GTPR_GT_Msk

#define USART_GTPR_GT

...

Bit definition for WWDG_CR register

#define WWDG_CR_T_Pos

#define WWDG_CR_T_Msk

#define WWDG_CR_T

#define WWDG_CR_T_0

#define WWDG_CR_T_1

#define WWDG_CR_T_2

#define WWDG_CR_T_3

#define WWDG_CR_T_4

#define WWDG_CR_T_5

#define WWDG_CR_T_6

#define WWDG_CR_T0

#define WWDG_CR_T1

#define WWDG_CR_T2

#define WWDG_CR_T3

#define WWDG_CR_T4

#define WWDG_CR_T5

#define WWDG_CR_T6

#define WWDG_CR_WDGA_Pos

#define WWDG_CR_WDGA_Msk

#define WWDG_CR_WDGA

Bit definition for WWDG_CFR register

#define WWDG_CFR_W_Pos

#define WWDG_CFR_W_Msk

#define WWDG_CFR_W

#define WWDG_CFR_W_0

#define WWDG_CFR_W_1

#define WWDG_CFR_W_2

#define WWDG_CFR_W_3

#define WWDG_CFR_W_4

#define WWDG_CFR_W_5

#define WWDG_CFR_W_6

#define WWDG_CFR_W0

#define WWDG_CFR_W1

#define WWDG_CFR_W2

#define WWDG_CFR_W3

#define WWDG_CFR_W4

#define WWDG_CFR_W5

#define WWDG_CFR_W6

#define WWDG_CFR_WDGTB_Pos

#define WWDG_CFR_WDGTB_Msk

#define WWDG_CFR_WDGTB

#define WWDG_CFR_WDGTB_0

#define WWDG_CFR_WDGTB_1

#define WWDG_CFR_WDGTB0

#define WWDG_CFR_WDGTB1

#define WWDG_CFR_EWI_Pos

#define WWDG_CFR_EWI_Msk

#define WWDG_CFR_EWI

Bit definition for WWDG_SR register

#define WWDG_SR_EWIF_Pos

#define WWDG_SR_EWIF_Msk

#define WWDG_SR_EWIF

...

Bit definition for DBGMCU_IDCODE register

#define DBGMCU_IDCODE_DEV_ID_Pos

#define DBGMCU_IDCODE_DEV_ID_Msk

#define DBGMCU_IDCODE_DEV_ID

#define DBGMCU_IDCODE_REV_ID_Pos

#define DBGMCU_IDCODE_REV_ID_Msk

#define DBGMCU_IDCODE_REV_ID

Bit definition for DBGMCU_CR register

#define DBGMCU_CR_DBG_SLEEP_Pos

#define DBGMCU_CR_DBG_SLEEP_Msk

#define DBGMCU_CR_DBG_SLEEP

#define DBGMCU_CR_DBG_STOP_Pos

#define DBGMCU_CR_DBG_STOP_Msk

#define DBGMCU_CR_DBG_STOP

#define DBGMCU_CR_DBG_STANDBY_Pos

#define DBGMCU_CR_DBG_STANDBY_Msk

#define DBGMCU_CR_DBG_STANDBY

#define DBGMCU_CR_TRACE_IOEN_Pos

#define DBGMCU_CR_TRACE_IOEN_Msk

#define DBGMCU_CR_TRACE_IOEN

#define DBGMCU_CR_TRACE_MODE_Pos

#define DBGMCU_CR_TRACE_MODE_Msk

#define DBGMCU_CR_TRACE_MODE

#define DBGMCU_CR_TRACE_MODE_0

#define DBGMCU_CR_TRACE_MODE_1

Bit definition for DBGMCU_APB1_FZ register

#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM2_STOP

#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM3_STOP

#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM4_STOP

#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM5_STOP

#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM6_STOP

#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM7_STOP

#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM12_STOP

#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM13_STOP

#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_TIM14_STOP

#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_RTC_STOP

#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_WWDG_STOP

#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_IWDG_STOP

#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos

#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT

#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos

#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT

#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos

#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT

#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos

#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk

#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT

#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_CAN1_STOP

#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos

#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk

#define DBGMCU_APB1_FZ_DBG_CAN2_STOP

#define DBGMCU_APB1_FZ_DBG_IWDEG_STOP

Bit definition for DBGMCU_APB2_FZ register

#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos

#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM1_STOP

#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos

#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM8_STOP

#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos

#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM9_STOP

#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos

#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM10_STOP

#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos

#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk

#define DBGMCU_APB2_FZ_DBG_TIM11_STOP

...

Bit definition for USB_OTG_GOTGCTL register

#define USB_OTG_GOTGCTL_SRQSCS_Pos

#define USB_OTG_GOTGCTL_SRQSCS_Msk

#define USB_OTG_GOTGCTL_SRQSCS

#define USB_OTG_GOTGCTL_SRQ_Pos

#define USB_OTG_GOTGCTL_SRQ_Msk

#define USB_OTG_GOTGCTL_SRQ

#define USB_OTG_GOTGCTL_VBVALOEN_Pos

#define USB_OTG_GOTGCTL_VBVALOEN_Msk

#define USB_OTG_GOTGCTL_VBVALOEN

#define USB_OTG_GOTGCTL_VBVALOVAL_Pos

#define USB_OTG_GOTGCTL_VBVALOVAL_Msk

#define USB_OTG_GOTGCTL_VBVALOVAL

#define USB_OTG_GOTGCTL_AVALOEN_Pos

#define USB_OTG_GOTGCTL_AVALOEN_Msk

#define USB_OTG_GOTGCTL_AVALOEN

#define USB_OTG_GOTGCTL_AVALOVAL_Pos

#define USB_OTG_GOTGCTL_AVALOVAL_Msk

#define USB_OTG_GOTGCTL_AVALOVAL

#define USB_OTG_GOTGCTL_BVALOEN_Pos

#define USB_OTG_GOTGCTL_BVALOEN_Msk

#define USB_OTG_GOTGCTL_BVALOEN

#define USB_OTG_GOTGCTL_BVALOVAL_Pos

#define USB_OTG_GOTGCTL_BVALOVAL_Msk

#define USB_OTG_GOTGCTL_BVALOVAL

#define USB_OTG_GOTGCTL_HNGSCS_Pos

#define USB_OTG_GOTGCTL_HNGSCS_Msk

#define USB_OTG_GOTGCTL_HNGSCS

#define USB_OTG_GOTGCTL_HNPRQ_Pos

#define USB_OTG_GOTGCTL_HNPRQ_Msk

#define USB_OTG_GOTGCTL_HNPRQ

#define USB_OTG_GOTGCTL_HSHNPEN_Pos

#define USB_OTG_GOTGCTL_HSHNPEN_Msk

#define USB_OTG_GOTGCTL_HSHNPEN

#define USB_OTG_GOTGCTL_DHNPEN_Pos

#define USB_OTG_GOTGCTL_DHNPEN_Msk

#define USB_OTG_GOTGCTL_DHNPEN

#define USB_OTG_GOTGCTL_EHEN_Pos

#define USB_OTG_GOTGCTL_EHEN_Msk

#define USB_OTG_GOTGCTL_EHEN

#define USB_OTG_GOTGCTL_CIDSTS_Pos

#define USB_OTG_GOTGCTL_CIDSTS_Msk

#define USB_OTG_GOTGCTL_CIDSTS

#define USB_OTG_GOTGCTL_DBCT_Pos

#define USB_OTG_GOTGCTL_DBCT_Msk

#define USB_OTG_GOTGCTL_DBCT

#define USB_OTG_GOTGCTL_ASVLD_Pos

#define USB_OTG_GOTGCTL_ASVLD_Msk

#define USB_OTG_GOTGCTL_ASVLD

#define USB_OTG_GOTGCTL_BSESVLD_Pos

#define USB_OTG_GOTGCTL_BSESVLD_Msk

#define USB_OTG_GOTGCTL_BSESVLD

#define USB_OTG_GOTGCTL_OTGVER_Pos

#define USB_OTG_GOTGCTL_OTGVER_Msk

#define USB_OTG_GOTGCTL_OTGVER

Bit definition forUSB_OTG_HCFG register

#define USB_OTG_HCFG_FSLSPCS_Pos

#define USB_OTG_HCFG_FSLSPCS_Msk

#define USB_OTG_HCFG_FSLSPCS

#define USB_OTG_HCFG_FSLSPCS_0

#define USB_OTG_HCFG_FSLSPCS_1

#define USB_OTG_HCFG_FSLSS_Pos

#define USB_OTG_HCFG_FSLSS_Msk

#define USB_OTG_HCFG_FSLSS

Bit definition for USB_OTG_DCFG register

#define USB_OTG_DCFG_DSPD_Pos

#define USB_OTG_DCFG_DSPD_Msk

#define USB_OTG_DCFG_DSPD

#define USB_OTG_DCFG_DSPD_0

#define USB_OTG_DCFG_DSPD_1

#define USB_OTG_DCFG_NZLSOHSK_Pos

#define USB_OTG_DCFG_NZLSOHSK_Msk

#define USB_OTG_DCFG_NZLSOHSK

#define USB_OTG_DCFG_DAD_Pos

#define USB_OTG_DCFG_DAD_Msk

#define USB_OTG_DCFG_DAD

#define USB_OTG_DCFG_DAD_0

#define USB_OTG_DCFG_DAD_1

#define USB_OTG_DCFG_DAD_2

#define USB_OTG_DCFG_DAD_3

#define USB_OTG_DCFG_DAD_4

#define USB_OTG_DCFG_DAD_5

#define USB_OTG_DCFG_DAD_6

#define USB_OTG_DCFG_PFIVL_Pos

#define USB_OTG_DCFG_PFIVL_Msk

#define USB_OTG_DCFG_PFIVL

#define USB_OTG_DCFG_PFIVL_0

#define USB_OTG_DCFG_PFIVL_1

#define USB_OTG_DCFG_XCVRDLY_Pos

#define USB_OTG_DCFG_XCVRDLY_Msk

#define USB_OTG_DCFG_XCVRDLY

#define USB_OTG_DCFG_ERRATIM_Pos

#define USB_OTG_DCFG_ERRATIM_Msk

#define USB_OTG_DCFG_ERRATIM

#define USB_OTG_DCFG_PERSCHIVL_Pos

#define USB_OTG_DCFG_PERSCHIVL_Msk

#define USB_OTG_DCFG_PERSCHIVL

#define USB_OTG_DCFG_PERSCHIVL_0

#define USB_OTG_DCFG_PERSCHIVL_1

Bit definition for USB_OTG_PCGCR register

#define USB_OTG_PCGCR_STPPCLK_Pos

#define USB_OTG_PCGCR_STPPCLK_Msk

#define USB_OTG_PCGCR_STPPCLK

#define USB_OTG_PCGCR_GATEHCLK_Pos

#define USB_OTG_PCGCR_GATEHCLK_Msk

#define USB_OTG_PCGCR_GATEHCLK

#define USB_OTG_PCGCR_PHYSUSP_Pos

#define USB_OTG_PCGCR_PHYSUSP_Msk

#define USB_OTG_PCGCR_PHYSUSP

Bit definition for USB_OTG_GOTGINT register

#define USB_OTG_GOTGINT_SEDET_Pos

#define USB_OTG_GOTGINT_SEDET_Msk

#define USB_OTG_GOTGINT_SEDET

#define USB_OTG_GOTGINT_SRSSCHG_Pos

#define USB_OTG_GOTGINT_SRSSCHG_Msk

#define USB_OTG_GOTGINT_SRSSCHG

#define USB_OTG_GOTGINT_HNSSCHG_Pos

#define USB_OTG_GOTGINT_HNSSCHG_Msk

#define USB_OTG_GOTGINT_HNSSCHG

#define USB_OTG_GOTGINT_HNGDET_Pos

#define USB_OTG_GOTGINT_HNGDET_Msk

#define USB_OTG_GOTGINT_HNGDET

#define USB_OTG_GOTGINT_ADTOCHG_Pos

#define USB_OTG_GOTGINT_ADTOCHG_Msk

#define USB_OTG_GOTGINT_ADTOCHG

#define USB_OTG_GOTGINT_DBCDNE_Pos

#define USB_OTG_GOTGINT_DBCDNE_Msk

#define USB_OTG_GOTGINT_DBCDNE

#define USB_OTG_GOTGINT_IDCHNG_Pos

#define USB_OTG_GOTGINT_IDCHNG_Msk

#define USB_OTG_GOTGINT_IDCHNG

Bit definition for USB_OTG_DCTL register

#define USB_OTG_DCTL_RWUSIG_Pos

#define USB_OTG_DCTL_RWUSIG_Msk

#define USB_OTG_DCTL_RWUSIG

#define USB_OTG_DCTL_SDIS_Pos

#define USB_OTG_DCTL_SDIS_Msk

#define USB_OTG_DCTL_SDIS

#define USB_OTG_DCTL_GINSTS_Pos

#define USB_OTG_DCTL_GINSTS_Msk

#define USB_OTG_DCTL_GINSTS

#define USB_OTG_DCTL_GONSTS_Pos

#define USB_OTG_DCTL_GONSTS_Msk

#define USB_OTG_DCTL_GONSTS

#define USB_OTG_DCTL_TCTL_Pos

#define USB_OTG_DCTL_TCTL_Msk

#define USB_OTG_DCTL_TCTL

#define USB_OTG_DCTL_TCTL_0

#define USB_OTG_DCTL_TCTL_1

#define USB_OTG_DCTL_TCTL_2

#define USB_OTG_DCTL_SGINAK_Pos

#define USB_OTG_DCTL_SGINAK_Msk

#define USB_OTG_DCTL_SGINAK

#define USB_OTG_DCTL_CGINAK_Pos

#define USB_OTG_DCTL_CGINAK_Msk

#define USB_OTG_DCTL_CGINAK

#define USB_OTG_DCTL_SGONAK_Pos

#define USB_OTG_DCTL_SGONAK_Msk

#define USB_OTG_DCTL_SGONAK

#define USB_OTG_DCTL_CGONAK_Pos

#define USB_OTG_DCTL_CGONAK_Msk

#define USB_OTG_DCTL_CGONAK

#define USB_OTG_DCTL_POPRGDNE_Pos

#define USB_OTG_DCTL_POPRGDNE_Msk

#define USB_OTG_DCTL_POPRGDNE

Bit definition for USB_OTG_HFIR register

#define USB_OTG_HFIR_FRIVL_Pos

#define USB_OTG_HFIR_FRIVL_Msk

#define USB_OTG_HFIR_FRIVL

Bit definition for USB_OTG_HFNUM register

#define USB_OTG_HFNUM_FRNUM_Pos

#define USB_OTG_HFNUM_FRNUM_Msk

#define USB_OTG_HFNUM_FRNUM

#define USB_OTG_HFNUM_FTREM_Pos

#define USB_OTG_HFNUM_FTREM_Msk

#define USB_OTG_HFNUM_FTREM

Bit definition for USB_OTG_DSTS register

#define USB_OTG_DSTS_SUSPSTS_Pos

#define USB_OTG_DSTS_SUSPSTS_Msk

#define USB_OTG_DSTS_SUSPSTS

#define USB_OTG_DSTS_ENUMSPD_Pos

#define USB_OTG_DSTS_ENUMSPD_Msk

#define USB_OTG_DSTS_ENUMSPD

#define USB_OTG_DSTS_ENUMSPD_0

#define USB_OTG_DSTS_ENUMSPD_1

#define USB_OTG_DSTS_EERR_Pos

#define USB_OTG_DSTS_EERR_Msk

#define USB_OTG_DSTS_EERR

#define USB_OTG_DSTS_FNSOF_Pos

#define USB_OTG_DSTS_FNSOF_Msk

#define USB_OTG_DSTS_FNSOF

Bit definition for USB_OTG_GAHBCFG register

#define USB_OTG_GAHBCFG_GINT_Pos

#define USB_OTG_GAHBCFG_GINT_Msk

#define USB_OTG_GAHBCFG_GINT

#define USB_OTG_GAHBCFG_HBSTLEN_Pos

#define USB_OTG_GAHBCFG_HBSTLEN_Msk

#define USB_OTG_GAHBCFG_HBSTLEN

#define USB_OTG_GAHBCFG_HBSTLEN_0

#define USB_OTG_GAHBCFG_HBSTLEN_1

#define USB_OTG_GAHBCFG_HBSTLEN_2

#define USB_OTG_GAHBCFG_HBSTLEN_3

#define USB_OTG_GAHBCFG_HBSTLEN_4

#define USB_OTG_GAHBCFG_DMAEN_Pos

#define USB_OTG_GAHBCFG_DMAEN_Msk

#define USB_OTG_GAHBCFG_DMAEN

#define USB_OTG_GAHBCFG_TXFELVL_Pos

#define USB_OTG_GAHBCFG_TXFELVL_Msk

#define USB_OTG_GAHBCFG_TXFELVL

#define USB_OTG_GAHBCFG_PTXFELVL_Pos

#define USB_OTG_GAHBCFG_PTXFELVL_Msk

#define USB_OTG_GAHBCFG_PTXFELVL

Bit definition for USB_OTG_GUSBCFG register

#define USB_OTG_GUSBCFG_TOCAL_Pos

#define USB_OTG_GUSBCFG_TOCAL_Msk

#define USB_OTG_GUSBCFG_TOCAL

#define USB_OTG_GUSBCFG_TOCAL_0

#define USB_OTG_GUSBCFG_TOCAL_1

#define USB_OTG_GUSBCFG_TOCAL_2

#define USB_OTG_GUSBCFG_PHYSEL_Pos

#define USB_OTG_GUSBCFG_PHYSEL_Msk

#define USB_OTG_GUSBCFG_PHYSEL

#define USB_OTG_GUSBCFG_SRPCAP_Pos

#define USB_OTG_GUSBCFG_SRPCAP_Msk

#define USB_OTG_GUSBCFG_SRPCAP

#define USB_OTG_GUSBCFG_HNPCAP_Pos

#define USB_OTG_GUSBCFG_HNPCAP_Msk

#define USB_OTG_GUSBCFG_HNPCAP

#define USB_OTG_GUSBCFG_TRDT_Pos

#define USB_OTG_GUSBCFG_TRDT_Msk

#define USB_OTG_GUSBCFG_TRDT

#define USB_OTG_GUSBCFG_TRDT_0

#define USB_OTG_GUSBCFG_TRDT_1

#define USB_OTG_GUSBCFG_TRDT_2

#define USB_OTG_GUSBCFG_TRDT_3

#define USB_OTG_GUSBCFG_PHYLPCS_Pos

#define USB_OTG_GUSBCFG_PHYLPCS_Msk

#define USB_OTG_GUSBCFG_PHYLPCS

#define USB_OTG_GUSBCFG_ULPIFSLS_Pos

#define USB_OTG_GUSBCFG_ULPIFSLS_Msk

#define USB_OTG_GUSBCFG_ULPIFSLS

#define USB_OTG_GUSBCFG_ULPIAR_Pos

#define USB_OTG_GUSBCFG_ULPIAR_Msk

#define USB_OTG_GUSBCFG_ULPIAR

#define USB_OTG_GUSBCFG_ULPICSM_Pos

#define USB_OTG_GUSBCFG_ULPICSM_Msk

#define USB_OTG_GUSBCFG_ULPICSM

#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos

#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk

#define USB_OTG_GUSBCFG_ULPIEVBUSD

#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos

#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk

#define USB_OTG_GUSBCFG_ULPIEVBUSI

#define USB_OTG_GUSBCFG_TSDPS_Pos

#define USB_OTG_GUSBCFG_TSDPS_Msk

#define USB_OTG_GUSBCFG_TSDPS

#define USB_OTG_GUSBCFG_PCCI_Pos

#define USB_OTG_GUSBCFG_PCCI_Msk

#define USB_OTG_GUSBCFG_PCCI

#define USB_OTG_GUSBCFG_PTCI_Pos

#define USB_OTG_GUSBCFG_PTCI_Msk

#define USB_OTG_GUSBCFG_PTCI

#define USB_OTG_GUSBCFG_ULPIIPD_Pos

#define USB_OTG_GUSBCFG_ULPIIPD_Msk

#define USB_OTG_GUSBCFG_ULPIIPD

#define USB_OTG_GUSBCFG_FHMOD_Pos

#define USB_OTG_GUSBCFG_FHMOD_Msk

#define USB_OTG_GUSBCFG_FHMOD

#define USB_OTG_GUSBCFG_FDMOD_Pos

#define USB_OTG_GUSBCFG_FDMOD_Msk

#define USB_OTG_GUSBCFG_FDMOD

#define USB_OTG_GUSBCFG_CTXPKT_Pos

#define USB_OTG_GUSBCFG_CTXPKT_Msk

#define USB_OTG_GUSBCFG_CTXPKT

Bit definition for USB_OTG_GRSTCTL register

#define USB_OTG_GRSTCTL_CSRST_Pos

#define USB_OTG_GRSTCTL_CSRST_Msk

#define USB_OTG_GRSTCTL_CSRST

#define USB_OTG_GRSTCTL_HSRST_Pos

#define USB_OTG_GRSTCTL_HSRST_Msk

#define USB_OTG_GRSTCTL_HSRST

#define USB_OTG_GRSTCTL_FCRST_Pos

#define USB_OTG_GRSTCTL_FCRST_Msk

#define USB_OTG_GRSTCTL_FCRST

#define USB_OTG_GRSTCTL_RXFFLSH_Pos

#define USB_OTG_GRSTCTL_RXFFLSH_Msk

#define USB_OTG_GRSTCTL_RXFFLSH

#define USB_OTG_GRSTCTL_TXFFLSH_Pos

#define USB_OTG_GRSTCTL_TXFFLSH_Msk

#define USB_OTG_GRSTCTL_TXFFLSH

#define USB_OTG_GRSTCTL_TXFNUM_Pos

#define USB_OTG_GRSTCTL_TXFNUM_Msk

#define USB_OTG_GRSTCTL_TXFNUM

#define USB_OTG_GRSTCTL_TXFNUM_0

#define USB_OTG_GRSTCTL_TXFNUM_1

#define USB_OTG_GRSTCTL_TXFNUM_2

#define USB_OTG_GRSTCTL_TXFNUM_3

#define USB_OTG_GRSTCTL_TXFNUM_4

#define USB_OTG_GRSTCTL_DMAREQ_Pos

#define USB_OTG_GRSTCTL_DMAREQ_Msk

#define USB_OTG_GRSTCTL_DMAREQ

#define USB_OTG_GRSTCTL_AHBIDL_Pos

#define USB_OTG_GRSTCTL_AHBIDL_Msk

#define USB_OTG_GRSTCTL_AHBIDL

Bit definition for USB_OTG_DIEPMSK register

#define USB_OTG_DIEPMSK_XFRCM_Pos

#define USB_OTG_DIEPMSK_XFRCM_Msk

#define USB_OTG_DIEPMSK_XFRCM

#define USB_OTG_DIEPMSK_EPDM_Pos

#define USB_OTG_DIEPMSK_EPDM_Msk

#define USB_OTG_DIEPMSK_EPDM

#define USB_OTG_DIEPMSK_TOM_Pos

#define USB_OTG_DIEPMSK_TOM_Msk

#define USB_OTG_DIEPMSK_TOM

#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos

#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk

#define USB_OTG_DIEPMSK_ITTXFEMSK

#define USB_OTG_DIEPMSK_INEPNMM_Pos

#define USB_OTG_DIEPMSK_INEPNMM_Msk

#define USB_OTG_DIEPMSK_INEPNMM

#define USB_OTG_DIEPMSK_INEPNEM_Pos

#define USB_OTG_DIEPMSK_INEPNEM_Msk

#define USB_OTG_DIEPMSK_INEPNEM

#define USB_OTG_DIEPMSK_TXFURM_Pos

#define USB_OTG_DIEPMSK_TXFURM_Msk

#define USB_OTG_DIEPMSK_TXFURM

#define USB_OTG_DIEPMSK_BIM_Pos

#define USB_OTG_DIEPMSK_BIM_Msk

#define USB_OTG_DIEPMSK_BIM

Bit definition for USB_OTG_HPTXSTS register

#define USB_OTG_HPTXSTS_PTXFSAVL_Pos

#define USB_OTG_HPTXSTS_PTXFSAVL_Msk

#define USB_OTG_HPTXSTS_PTXFSAVL

#define USB_OTG_HPTXSTS_PTXQSAV_Pos

#define USB_OTG_HPTXSTS_PTXQSAV_Msk

#define USB_OTG_HPTXSTS_PTXQSAV

#define USB_OTG_HPTXSTS_PTXQSAV_0

#define USB_OTG_HPTXSTS_PTXQSAV_1

#define USB_OTG_HPTXSTS_PTXQSAV_2

#define USB_OTG_HPTXSTS_PTXQSAV_3

#define USB_OTG_HPTXSTS_PTXQSAV_4

#define USB_OTG_HPTXSTS_PTXQSAV_5

#define USB_OTG_HPTXSTS_PTXQSAV_6

#define USB_OTG_HPTXSTS_PTXQSAV_7

#define USB_OTG_HPTXSTS_PTXQTOP_Pos

#define USB_OTG_HPTXSTS_PTXQTOP_Msk

#define USB_OTG_HPTXSTS_PTXQTOP

#define USB_OTG_HPTXSTS_PTXQTOP_0

#define USB_OTG_HPTXSTS_PTXQTOP_1

#define USB_OTG_HPTXSTS_PTXQTOP_2

#define USB_OTG_HPTXSTS_PTXQTOP_3

#define USB_OTG_HPTXSTS_PTXQTOP_4

#define USB_OTG_HPTXSTS_PTXQTOP_5

#define USB_OTG_HPTXSTS_PTXQTOP_6

#define USB_OTG_HPTXSTS_PTXQTOP_7

Bit definition for USB_OTG_HAINT register

#define USB_OTG_HAINT_HAINT_Pos

#define USB_OTG_HAINT_HAINT_Msk

#define USB_OTG_HAINT_HAINT

Bit definition for USB_OTG_DOEPMSK register

#define USB_OTG_DOEPMSK_XFRCM_Pos

#define USB_OTG_DOEPMSK_XFRCM_Msk

#define USB_OTG_DOEPMSK_XFRCM

#define USB_OTG_DOEPMSK_EPDM_Pos

#define USB_OTG_DOEPMSK_EPDM_Msk

#define USB_OTG_DOEPMSK_EPDM

#define USB_OTG_DOEPMSK_AHBERRM_Pos

#define USB_OTG_DOEPMSK_AHBERRM_Msk

#define USB_OTG_DOEPMSK_AHBERRM

#define USB_OTG_DOEPMSK_STUPM_Pos

#define USB_OTG_DOEPMSK_STUPM_Msk

#define USB_OTG_DOEPMSK_STUPM

#define USB_OTG_DOEPMSK_OTEPDM_Pos

#define USB_OTG_DOEPMSK_OTEPDM_Msk

#define USB_OTG_DOEPMSK_OTEPDM

#define USB_OTG_DOEPMSK_OTEPSPRM_Pos

#define USB_OTG_DOEPMSK_OTEPSPRM_Msk

#define USB_OTG_DOEPMSK_OTEPSPRM

#define USB_OTG_DOEPMSK_B2BSTUP_Pos

#define USB_OTG_DOEPMSK_B2BSTUP_Msk

#define USB_OTG_DOEPMSK_B2BSTUP

#define USB_OTG_DOEPMSK_OPEM_Pos

#define USB_OTG_DOEPMSK_OPEM_Msk

#define USB_OTG_DOEPMSK_OPEM

#define USB_OTG_DOEPMSK_BOIM_Pos

#define USB_OTG_DOEPMSK_BOIM_Msk

#define USB_OTG_DOEPMSK_BOIM

#define USB_OTG_DOEPMSK_BERRM_Pos

#define USB_OTG_DOEPMSK_BERRM_Msk

#define USB_OTG_DOEPMSK_BERRM

#define USB_OTG_DOEPMSK_NAKM_Pos

#define USB_OTG_DOEPMSK_NAKM_Msk

#define USB_OTG_DOEPMSK_NAKM

#define USB_OTG_DOEPMSK_NYETM_Pos

#define USB_OTG_DOEPMSK_NYETM_Msk

#define USB_OTG_DOEPMSK_NYETM

Bit definition for USB_OTG_GINTSTS register

#define USB_OTG_GINTSTS_CMOD_Pos

#define USB_OTG_GINTSTS_CMOD_Msk

#define USB_OTG_GINTSTS_CMOD

#define USB_OTG_GINTSTS_MMIS_Pos

#define USB_OTG_GINTSTS_MMIS_Msk

#define USB_OTG_GINTSTS_MMIS

#define USB_OTG_GINTSTS_OTGINT_Pos

#define USB_OTG_GINTSTS_OTGINT_Msk

#define USB_OTG_GINTSTS_OTGINT

#define USB_OTG_GINTSTS_SOF_Pos

#define USB_OTG_GINTSTS_SOF_Msk

#define USB_OTG_GINTSTS_SOF

#define USB_OTG_GINTSTS_RXFLVL_Pos

#define USB_OTG_GINTSTS_RXFLVL_Msk

#define USB_OTG_GINTSTS_RXFLVL

#define USB_OTG_GINTSTS_NPTXFE_Pos

#define USB_OTG_GINTSTS_NPTXFE_Msk

#define USB_OTG_GINTSTS_NPTXFE

#define USB_OTG_GINTSTS_GINAKEFF_Pos

#define USB_OTG_GINTSTS_GINAKEFF_Msk

#define USB_OTG_GINTSTS_GINAKEFF

#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos

#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk

#define USB_OTG_GINTSTS_BOUTNAKEFF

#define USB_OTG_GINTSTS_ESUSP_Pos

#define USB_OTG_GINTSTS_ESUSP_Msk

#define USB_OTG_GINTSTS_ESUSP

#define USB_OTG_GINTSTS_USBSUSP_Pos

#define USB_OTG_GINTSTS_USBSUSP_Msk

#define USB_OTG_GINTSTS_USBSUSP

#define USB_OTG_GINTSTS_USBRST_Pos

#define USB_OTG_GINTSTS_USBRST_Msk

#define USB_OTG_GINTSTS_USBRST

#define USB_OTG_GINTSTS_ENUMDNE_Pos

#define USB_OTG_GINTSTS_ENUMDNE_Msk

#define USB_OTG_GINTSTS_ENUMDNE

#define USB_OTG_GINTSTS_ISOODRP_Pos

#define USB_OTG_GINTSTS_ISOODRP_Msk

#define USB_OTG_GINTSTS_ISOODRP

#define USB_OTG_GINTSTS_EOPF_Pos

#define USB_OTG_GINTSTS_EOPF_Msk

#define USB_OTG_GINTSTS_EOPF

#define USB_OTG_GINTSTS_IEPINT_Pos

#define USB_OTG_GINTSTS_IEPINT_Msk

#define USB_OTG_GINTSTS_IEPINT

#define USB_OTG_GINTSTS_OEPINT_Pos

#define USB_OTG_GINTSTS_OEPINT_Msk

#define USB_OTG_GINTSTS_OEPINT

#define USB_OTG_GINTSTS_IISOIXFR_Pos

#define USB_OTG_GINTSTS_IISOIXFR_Msk

#define USB_OTG_GINTSTS_IISOIXFR

#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos

#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk

#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT

#define USB_OTG_GINTSTS_DATAFSUSP_Pos

#define USB_OTG_GINTSTS_DATAFSUSP_Msk

#define USB_OTG_GINTSTS_DATAFSUSP

#define USB_OTG_GINTSTS_RSTDET_Pos

#define USB_OTG_GINTSTS_RSTDET_Msk

#define USB_OTG_GINTSTS_RSTDET

#define USB_OTG_GINTSTS_HPRTINT_Pos

#define USB_OTG_GINTSTS_HPRTINT_Msk

#define USB_OTG_GINTSTS_HPRTINT

#define USB_OTG_GINTSTS_HCINT_Pos

#define USB_OTG_GINTSTS_HCINT_Msk

#define USB_OTG_GINTSTS_HCINT

#define USB_OTG_GINTSTS_PTXFE_Pos

#define USB_OTG_GINTSTS_PTXFE_Msk

#define USB_OTG_GINTSTS_PTXFE

#define USB_OTG_GINTSTS_LPMINT_Pos

#define USB_OTG_GINTSTS_LPMINT_Msk

#define USB_OTG_GINTSTS_LPMINT

#define USB_OTG_GINTSTS_CIDSCHG_Pos

#define USB_OTG_GINTSTS_CIDSCHG_Msk

#define USB_OTG_GINTSTS_CIDSCHG

#define USB_OTG_GINTSTS_DISCINT_Pos

#define USB_OTG_GINTSTS_DISCINT_Msk

#define USB_OTG_GINTSTS_DISCINT

#define USB_OTG_GINTSTS_SRQINT_Pos

#define USB_OTG_GINTSTS_SRQINT_Msk

#define USB_OTG_GINTSTS_SRQINT

#define USB_OTG_GINTSTS_WKUINT_Pos

#define USB_OTG_GINTSTS_WKUINT_Msk

#define USB_OTG_GINTSTS_WKUINT

Bit definition for USB_OTG_GINTMSK register

#define USB_OTG_GINTMSK_MMISM_Pos

#define USB_OTG_GINTMSK_MMISM_Msk

#define USB_OTG_GINTMSK_MMISM

#define USB_OTG_GINTMSK_OTGINT_Pos

#define USB_OTG_GINTMSK_OTGINT_Msk

#define USB_OTG_GINTMSK_OTGINT

#define USB_OTG_GINTMSK_SOFM_Pos

#define USB_OTG_GINTMSK_SOFM_Msk

#define USB_OTG_GINTMSK_SOFM

#define USB_OTG_GINTMSK_RXFLVLM_Pos

#define USB_OTG_GINTMSK_RXFLVLM_Msk

#define USB_OTG_GINTMSK_RXFLVLM

#define USB_OTG_GINTMSK_NPTXFEM_Pos

#define USB_OTG_GINTMSK_NPTXFEM_Msk

#define USB_OTG_GINTMSK_NPTXFEM

#define USB_OTG_GINTMSK_GINAKEFFM_Pos

#define USB_OTG_GINTMSK_GINAKEFFM_Msk

#define USB_OTG_GINTMSK_GINAKEFFM

#define USB_OTG_GINTMSK_GONAKEFFM_Pos

#define USB_OTG_GINTMSK_GONAKEFFM_Msk

#define USB_OTG_GINTMSK_GONAKEFFM

#define USB_OTG_GINTMSK_ESUSPM_Pos

#define USB_OTG_GINTMSK_ESUSPM_Msk

#define USB_OTG_GINTMSK_ESUSPM

#define USB_OTG_GINTMSK_USBSUSPM_Pos

#define USB_OTG_GINTMSK_USBSUSPM_Msk

#define USB_OTG_GINTMSK_USBSUSPM

#define USB_OTG_GINTMSK_USBRST_Pos

#define USB_OTG_GINTMSK_USBRST_Msk

#define USB_OTG_GINTMSK_USBRST

#define USB_OTG_GINTMSK_ENUMDNEM_Pos

#define USB_OTG_GINTMSK_ENUMDNEM_Msk

#define USB_OTG_GINTMSK_ENUMDNEM

#define USB_OTG_GINTMSK_ISOODRPM_Pos

#define USB_OTG_GINTMSK_ISOODRPM_Msk

#define USB_OTG_GINTMSK_ISOODRPM

#define USB_OTG_GINTMSK_EOPFM_Pos

#define USB_OTG_GINTMSK_EOPFM_Msk

#define USB_OTG_GINTMSK_EOPFM

#define USB_OTG_GINTMSK_EPMISM_Pos

#define USB_OTG_GINTMSK_EPMISM_Msk

#define USB_OTG_GINTMSK_EPMISM

#define USB_OTG_GINTMSK_IEPINT_Pos

#define USB_OTG_GINTMSK_IEPINT_Msk

#define USB_OTG_GINTMSK_IEPINT

#define USB_OTG_GINTMSK_OEPINT_Pos

#define USB_OTG_GINTMSK_OEPINT_Msk

#define USB_OTG_GINTMSK_OEPINT

#define USB_OTG_GINTMSK_IISOIXFRM_Pos

#define USB_OTG_GINTMSK_IISOIXFRM_Msk

#define USB_OTG_GINTMSK_IISOIXFRM

#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos

#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk

#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM

#define USB_OTG_GINTMSK_FSUSPM_Pos

#define USB_OTG_GINTMSK_FSUSPM_Msk

#define USB_OTG_GINTMSK_FSUSPM

#define USB_OTG_GINTMSK_RSTDEM_Pos

#define USB_OTG_GINTMSK_RSTDEM_Msk

#define USB_OTG_GINTMSK_RSTDEM

#define USB_OTG_GINTMSK_PRTIM_Pos

#define USB_OTG_GINTMSK_PRTIM_Msk

#define USB_OTG_GINTMSK_PRTIM

#define USB_OTG_GINTMSK_HCIM_Pos

#define USB_OTG_GINTMSK_HCIM_Msk

#define USB_OTG_GINTMSK_HCIM

#define USB_OTG_GINTMSK_PTXFEM_Pos

#define USB_OTG_GINTMSK_PTXFEM_Msk

#define USB_OTG_GINTMSK_PTXFEM

#define USB_OTG_GINTMSK_LPMINTM_Pos

#define USB_OTG_GINTMSK_LPMINTM_Msk

#define USB_OTG_GINTMSK_LPMINTM

#define USB_OTG_GINTMSK_CIDSCHGM_Pos

#define USB_OTG_GINTMSK_CIDSCHGM_Msk

#define USB_OTG_GINTMSK_CIDSCHGM

#define USB_OTG_GINTMSK_DISCINT_Pos

#define USB_OTG_GINTMSK_DISCINT_Msk

#define USB_OTG_GINTMSK_DISCINT

#define USB_OTG_GINTMSK_SRQIM_Pos

#define USB_OTG_GINTMSK_SRQIM_Msk

#define USB_OTG_GINTMSK_SRQIM

#define USB_OTG_GINTMSK_WUIM_Pos

#define USB_OTG_GINTMSK_WUIM_Msk

#define USB_OTG_GINTMSK_WUIM

Bit definition for USB_OTG_DAINT register

#define USB_OTG_DAINT_IEPINT_Pos

#define USB_OTG_DAINT_IEPINT_Msk

#define USB_OTG_DAINT_IEPINT

#define USB_OTG_DAINT_OEPINT_Pos

#define USB_OTG_DAINT_OEPINT_Msk

#define USB_OTG_DAINT_OEPINT

Bit definition for USB_OTG_HAINTMSK register

#define USB_OTG_HAINTMSK_HAINTM_Pos

#define USB_OTG_HAINTMSK_HAINTM_Msk

#define USB_OTG_HAINTMSK_HAINTM

Bit definition for USB_OTG_GRXSTSP register

#define USB_OTG_GRXSTSP_EPNUM_Pos

#define USB_OTG_GRXSTSP_EPNUM_Msk

#define USB_OTG_GRXSTSP_EPNUM

#define USB_OTG_GRXSTSP_BCNT_Pos

#define USB_OTG_GRXSTSP_BCNT_Msk

#define USB_OTG_GRXSTSP_BCNT

#define USB_OTG_GRXSTSP_DPID_Pos

#define USB_OTG_GRXSTSP_DPID_Msk

#define USB_OTG_GRXSTSP_DPID

#define USB_OTG_GRXSTSP_PKTSTS_Pos

#define USB_OTG_GRXSTSP_PKTSTS_Msk

#define USB_OTG_GRXSTSP_PKTSTS

Bit definition for USB_OTG_DAINTMSK register

#define USB_OTG_DAINTMSK_IEPM_Pos

#define USB_OTG_DAINTMSK_IEPM_Msk

#define USB_OTG_DAINTMSK_IEPM

#define USB_OTG_DAINTMSK_OEPM_Pos

#define USB_OTG_DAINTMSK_OEPM_Msk

#define USB_OTG_DAINTMSK_OEPM

Bit definition for USB_OTG_GRXFSIZ register

#define USB_OTG_GRXFSIZ_RXFD_Pos

#define USB_OTG_GRXFSIZ_RXFD_Msk

#define USB_OTG_GRXFSIZ_RXFD

Bit definition for USB_OTG_DVBUSDIS register

#define USB_OTG_DVBUSDIS_VBUSDT_Pos

#define USB_OTG_DVBUSDIS_VBUSDT_Msk

#define USB_OTG_DVBUSDIS_VBUSDT

Bit definition for OTG register

#define USB_OTG_NPTXFSA_Pos

#define USB_OTG_NPTXFSA_Msk

#define USB_OTG_NPTXFSA

#define USB_OTG_NPTXFD_Pos

#define USB_OTG_NPTXFD_Msk

#define USB_OTG_NPTXFD

#define USB_OTG_TX0FSA_Pos

#define USB_OTG_TX0FSA_Msk

#define USB_OTG_TX0FSA

#define USB_OTG_TX0FD_Pos

#define USB_OTG_TX0FD_Msk

#define USB_OTG_TX0FD

Bit definition forUSB_OTG_DVBUSPULSE register

#define USB_OTG_DVBUSPULSE_DVBUSP_Pos

#define USB_OTG_DVBUSPULSE_DVBUSP_Msk

#define USB_OTG_DVBUSPULSE_DVBUSP

Bit definition for USB_OTG_GNPTXSTS register

#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos

#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk

#define USB_OTG_GNPTXSTS_NPTXFSAV

#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos

#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk

#define USB_OTG_GNPTXSTS_NPTQXSAV

#define USB_OTG_GNPTXSTS_NPTQXSAV_0

#define USB_OTG_GNPTXSTS_NPTQXSAV_1

#define USB_OTG_GNPTXSTS_NPTQXSAV_2

#define USB_OTG_GNPTXSTS_NPTQXSAV_3

#define USB_OTG_GNPTXSTS_NPTQXSAV_4

#define USB_OTG_GNPTXSTS_NPTQXSAV_5

#define USB_OTG_GNPTXSTS_NPTQXSAV_6

#define USB_OTG_GNPTXSTS_NPTQXSAV_7

#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos

#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk

#define USB_OTG_GNPTXSTS_NPTXQTOP

#define USB_OTG_GNPTXSTS_NPTXQTOP_0

#define USB_OTG_GNPTXSTS_NPTXQTOP_1

#define USB_OTG_GNPTXSTS_NPTXQTOP_2

#define USB_OTG_GNPTXSTS_NPTXQTOP_3

#define USB_OTG_GNPTXSTS_NPTXQTOP_4

#define USB_OTG_GNPTXSTS_NPTXQTOP_5

#define USB_OTG_GNPTXSTS_NPTXQTOP_6

Bit definition for USB_OTG_DTHRCTL register

#define USB_OTG_DTHRCTL_NONISOTHREN_Pos

#define USB_OTG_DTHRCTL_NONISOTHREN_Msk

#define USB_OTG_DTHRCTL_NONISOTHREN

#define USB_OTG_DTHRCTL_ISOTHREN_Pos

#define USB_OTG_DTHRCTL_ISOTHREN_Msk

#define USB_OTG_DTHRCTL_ISOTHREN

#define USB_OTG_DTHRCTL_TXTHRLEN_Pos

#define USB_OTG_DTHRCTL_TXTHRLEN_Msk

#define USB_OTG_DTHRCTL_TXTHRLEN

#define USB_OTG_DTHRCTL_TXTHRLEN_0

#define USB_OTG_DTHRCTL_TXTHRLEN_1

#define USB_OTG_DTHRCTL_TXTHRLEN_2

#define USB_OTG_DTHRCTL_TXTHRLEN_3

#define USB_OTG_DTHRCTL_TXTHRLEN_4

#define USB_OTG_DTHRCTL_TXTHRLEN_5

#define USB_OTG_DTHRCTL_TXTHRLEN_6

#define USB_OTG_DTHRCTL_TXTHRLEN_7

#define USB_OTG_DTHRCTL_TXTHRLEN_8

#define USB_OTG_DTHRCTL_RXTHREN_Pos

#define USB_OTG_DTHRCTL_RXTHREN_Msk

#define USB_OTG_DTHRCTL_RXTHREN

#define USB_OTG_DTHRCTL_RXTHRLEN_Pos

#define USB_OTG_DTHRCTL_RXTHRLEN_Msk

#define USB_OTG_DTHRCTL_RXTHRLEN

#define USB_OTG_DTHRCTL_RXTHRLEN_0

#define USB_OTG_DTHRCTL_RXTHRLEN_1

#define USB_OTG_DTHRCTL_RXTHRLEN_2

#define USB_OTG_DTHRCTL_RXTHRLEN_3

#define USB_OTG_DTHRCTL_RXTHRLEN_4

#define USB_OTG_DTHRCTL_RXTHRLEN_5

#define USB_OTG_DTHRCTL_RXTHRLEN_6

#define USB_OTG_DTHRCTL_RXTHRLEN_7

#define USB_OTG_DTHRCTL_RXTHRLEN_8

#define USB_OTG_DTHRCTL_ARPEN_Pos

#define USB_OTG_DTHRCTL_ARPEN_Msk

#define USB_OTG_DTHRCTL_ARPEN

Bit definition for USB_OTG_DIEPEMPMSK register

#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos

#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk

#define USB_OTG_DIEPEMPMSK_INEPTXFEM

Bit definition for USB_OTG_DEACHINT register

#define USB_OTG_DEACHINT_IEP1INT_Pos

#define USB_OTG_DEACHINT_IEP1INT_Msk

#define USB_OTG_DEACHINT_IEP1INT

#define USB_OTG_DEACHINT_OEP1INT_Pos

#define USB_OTG_DEACHINT_OEP1INT_Msk

#define USB_OTG_DEACHINT_OEP1INT

Bit definition for USB_OTG_GCCFG register

#define USB_OTG_GCCFG_PWRDWN_Pos

#define USB_OTG_GCCFG_PWRDWN_Msk

#define USB_OTG_GCCFG_PWRDWN

#define USB_OTG_GCCFG_VBDEN_Pos

#define USB_OTG_GCCFG_VBDEN_Msk

#define USB_OTG_GCCFG_VBDEN

Bit definition forUSB_OTG_DEACHINTMSK register

#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos

#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk

#define USB_OTG_DEACHINTMSK_IEP1INTM

#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos

#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk

#define USB_OTG_DEACHINTMSK_OEP1INTM

Bit definition for USB_OTG_CID register

#define USB_OTG_CID_PRODUCT_ID_Pos

#define USB_OTG_CID_PRODUCT_ID_Msk

#define USB_OTG_CID_PRODUCT_ID

Bit definition for USB_OTG_GLPMCFG register

#define USB_OTG_GLPMCFG_LPMEN_Pos

#define USB_OTG_GLPMCFG_LPMEN_Msk

#define USB_OTG_GLPMCFG_LPMEN

#define USB_OTG_GLPMCFG_LPMACK_Pos

#define USB_OTG_GLPMCFG_LPMACK_Msk

#define USB_OTG_GLPMCFG_LPMACK

#define USB_OTG_GLPMCFG_BESL_Pos

#define USB_OTG_GLPMCFG_BESL_Msk

#define USB_OTG_GLPMCFG_BESL

#define USB_OTG_GLPMCFG_REMWAKE_Pos

#define USB_OTG_GLPMCFG_REMWAKE_Msk

#define USB_OTG_GLPMCFG_REMWAKE

#define USB_OTG_GLPMCFG_L1SSEN_Pos

#define USB_OTG_GLPMCFG_L1SSEN_Msk

#define USB_OTG_GLPMCFG_L1SSEN

#define USB_OTG_GLPMCFG_BESLTHRS_Pos

#define USB_OTG_GLPMCFG_BESLTHRS_Msk

#define USB_OTG_GLPMCFG_BESLTHRS

#define USB_OTG_GLPMCFG_L1DSEN_Pos

#define USB_OTG_GLPMCFG_L1DSEN_Msk

#define USB_OTG_GLPMCFG_L1DSEN

#define USB_OTG_GLPMCFG_LPMRSP_Pos

#define USB_OTG_GLPMCFG_LPMRSP_Msk

#define USB_OTG_GLPMCFG_LPMRSP

#define USB_OTG_GLPMCFG_SLPSTS_Pos

#define USB_OTG_GLPMCFG_SLPSTS_Msk

#define USB_OTG_GLPMCFG_SLPSTS

#define USB_OTG_GLPMCFG_L1RSMOK_Pos

#define USB_OTG_GLPMCFG_L1RSMOK_Msk

#define USB_OTG_GLPMCFG_L1RSMOK

#define USB_OTG_GLPMCFG_LPMCHIDX_Pos

#define USB_OTG_GLPMCFG_LPMCHIDX_Msk

#define USB_OTG_GLPMCFG_LPMCHIDX

#define USB_OTG_GLPMCFG_LPMRCNT_Pos

#define USB_OTG_GLPMCFG_LPMRCNT_Msk

#define USB_OTG_GLPMCFG_LPMRCNT

#define USB_OTG_GLPMCFG_SNDLPM_Pos

#define USB_OTG_GLPMCFG_SNDLPM_Msk

#define USB_OTG_GLPMCFG_SNDLPM

#define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos

#define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk

#define USB_OTG_GLPMCFG_LPMRCNTSTS

#define USB_OTG_GLPMCFG_ENBESL_Pos

#define USB_OTG_GLPMCFG_ENBESL_Msk

#define USB_OTG_GLPMCFG_ENBESL

Bit definition for USB_OTG_DIEPEACHMSK1 register

#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos

#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk

#define USB_OTG_DIEPEACHMSK1_XFRCM

#define USB_OTG_DIEPEACHMSK1_EPDM_Pos

#define USB_OTG_DIEPEACHMSK1_EPDM_Msk

#define USB_OTG_DIEPEACHMSK1_EPDM

#define USB_OTG_DIEPEACHMSK1_TOM_Pos

#define USB_OTG_DIEPEACHMSK1_TOM_Msk

#define USB_OTG_DIEPEACHMSK1_TOM

#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos

#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk

#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK

#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos

#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk

#define USB_OTG_DIEPEACHMSK1_INEPNMM

#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos

#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk

#define USB_OTG_DIEPEACHMSK1_INEPNEM

#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos

#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk

#define USB_OTG_DIEPEACHMSK1_TXFURM

#define USB_OTG_DIEPEACHMSK1_BIM_Pos

#define USB_OTG_DIEPEACHMSK1_BIM_Msk

#define USB_OTG_DIEPEACHMSK1_BIM

#define USB_OTG_DIEPEACHMSK1_NAKM_Pos

#define USB_OTG_DIEPEACHMSK1_NAKM_Msk

#define USB_OTG_DIEPEACHMSK1_NAKM

Bit definition for USB_OTG_HPRT register

#define USB_OTG_HPRT_PCSTS_Pos

#define USB_OTG_HPRT_PCSTS_Msk

#define USB_OTG_HPRT_PCSTS

#define USB_OTG_HPRT_PCDET_Pos

#define USB_OTG_HPRT_PCDET_Msk

#define USB_OTG_HPRT_PCDET

#define USB_OTG_HPRT_PENA_Pos

#define USB_OTG_HPRT_PENA_Msk

#define USB_OTG_HPRT_PENA

#define USB_OTG_HPRT_PENCHNG_Pos

#define USB_OTG_HPRT_PENCHNG_Msk

#define USB_OTG_HPRT_PENCHNG

#define USB_OTG_HPRT_POCA_Pos

#define USB_OTG_HPRT_POCA_Msk

#define USB_OTG_HPRT_POCA

#define USB_OTG_HPRT_POCCHNG_Pos

#define USB_OTG_HPRT_POCCHNG_Msk

#define USB_OTG_HPRT_POCCHNG

#define USB_OTG_HPRT_PRES_Pos

#define USB_OTG_HPRT_PRES_Msk

#define USB_OTG_HPRT_PRES

#define USB_OTG_HPRT_PSUSP_Pos

#define USB_OTG_HPRT_PSUSP_Msk

#define USB_OTG_HPRT_PSUSP

#define USB_OTG_HPRT_PRST_Pos

#define USB_OTG_HPRT_PRST_Msk

#define USB_OTG_HPRT_PRST

#define USB_OTG_HPRT_PLSTS_Pos

#define USB_OTG_HPRT_PLSTS_Msk

#define USB_OTG_HPRT_PLSTS

#define USB_OTG_HPRT_PLSTS_0

#define USB_OTG_HPRT_PLSTS_1

#define USB_OTG_HPRT_PPWR_Pos

#define USB_OTG_HPRT_PPWR_Msk

#define USB_OTG_HPRT_PPWR

#define USB_OTG_HPRT_PTCTL_Pos

#define USB_OTG_HPRT_PTCTL_Msk

#define USB_OTG_HPRT_PTCTL

#define USB_OTG_HPRT_PTCTL_0

#define USB_OTG_HPRT_PTCTL_1

#define USB_OTG_HPRT_PTCTL_2

#define USB_OTG_HPRT_PTCTL_3

#define USB_OTG_HPRT_PSPD_Pos

#define USB_OTG_HPRT_PSPD_Msk

#define USB_OTG_HPRT_PSPD

#define USB_OTG_HPRT_PSPD_0

#define USB_OTG_HPRT_PSPD_1

Bit definition for USB_OTG_DOEPEACHMSK1 register

#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos

#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk

#define USB_OTG_DOEPEACHMSK1_XFRCM

#define USB_OTG_DOEPEACHMSK1_EPDM_Pos

#define USB_OTG_DOEPEACHMSK1_EPDM_Msk

#define USB_OTG_DOEPEACHMSK1_EPDM

#define USB_OTG_DOEPEACHMSK1_TOM_Pos

#define USB_OTG_DOEPEACHMSK1_TOM_Msk

#define USB_OTG_DOEPEACHMSK1_TOM

#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos

#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk

#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK

#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos

#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk

#define USB_OTG_DOEPEACHMSK1_INEPNMM

#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos

#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk

#define USB_OTG_DOEPEACHMSK1_INEPNEM

#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos

#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk

#define USB_OTG_DOEPEACHMSK1_TXFURM

#define USB_OTG_DOEPEACHMSK1_BIM_Pos

#define USB_OTG_DOEPEACHMSK1_BIM_Msk

#define USB_OTG_DOEPEACHMSK1_BIM

#define USB_OTG_DOEPEACHMSK1_BERRM_Pos

#define USB_OTG_DOEPEACHMSK1_BERRM_Msk

#define USB_OTG_DOEPEACHMSK1_BERRM

#define USB_OTG_DOEPEACHMSK1_NAKM_Pos

#define USB_OTG_DOEPEACHMSK1_NAKM_Msk

#define USB_OTG_DOEPEACHMSK1_NAKM

#define USB_OTG_DOEPEACHMSK1_NYETM_Pos

#define USB_OTG_DOEPEACHMSK1_NYETM_Msk

#define USB_OTG_DOEPEACHMSK1_NYETM

Bit definition for USB_OTG_HPTXFSIZ register

#define USB_OTG_HPTXFSIZ_PTXSA_Pos

#define USB_OTG_HPTXFSIZ_PTXSA_Msk

#define USB_OTG_HPTXFSIZ_PTXSA

#define USB_OTG_HPTXFSIZ_PTXFD_Pos

#define USB_OTG_HPTXFSIZ_PTXFD_Msk

#define USB_OTG_HPTXFSIZ_PTXFD

Bit definition for USB_OTG_DIEPCTL register

#define USB_OTG_DIEPCTL_MPSIZ_Pos

#define USB_OTG_DIEPCTL_MPSIZ_Msk

#define USB_OTG_DIEPCTL_MPSIZ

#define USB_OTG_DIEPCTL_USBAEP_Pos

#define USB_OTG_DIEPCTL_USBAEP_Msk

#define USB_OTG_DIEPCTL_USBAEP

#define USB_OTG_DIEPCTL_EONUM_DPID_Pos

#define USB_OTG_DIEPCTL_EONUM_DPID_Msk

#define USB_OTG_DIEPCTL_EONUM_DPID

#define USB_OTG_DIEPCTL_NAKSTS_Pos

#define USB_OTG_DIEPCTL_NAKSTS_Msk

#define USB_OTG_DIEPCTL_NAKSTS

#define USB_OTG_DIEPCTL_EPTYP_Pos

#define USB_OTG_DIEPCTL_EPTYP_Msk

#define USB_OTG_DIEPCTL_EPTYP

#define USB_OTG_DIEPCTL_EPTYP_0

#define USB_OTG_DIEPCTL_EPTYP_1

#define USB_OTG_DIEPCTL_STALL_Pos

#define USB_OTG_DIEPCTL_STALL_Msk

#define USB_OTG_DIEPCTL_STALL

#define USB_OTG_DIEPCTL_TXFNUM_Pos

#define USB_OTG_DIEPCTL_TXFNUM_Msk

#define USB_OTG_DIEPCTL_TXFNUM

#define USB_OTG_DIEPCTL_TXFNUM_0

#define USB_OTG_DIEPCTL_TXFNUM_1

#define USB_OTG_DIEPCTL_TXFNUM_2

#define USB_OTG_DIEPCTL_TXFNUM_3

#define USB_OTG_DIEPCTL_CNAK_Pos

#define USB_OTG_DIEPCTL_CNAK_Msk

#define USB_OTG_DIEPCTL_CNAK

#define USB_OTG_DIEPCTL_SNAK_Pos

#define USB_OTG_DIEPCTL_SNAK_Msk

#define USB_OTG_DIEPCTL_SNAK

#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos

#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk

#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM

#define USB_OTG_DIEPCTL_SODDFRM_Pos

#define USB_OTG_DIEPCTL_SODDFRM_Msk

#define USB_OTG_DIEPCTL_SODDFRM

#define USB_OTG_DIEPCTL_EPDIS_Pos

#define USB_OTG_DIEPCTL_EPDIS_Msk

#define USB_OTG_DIEPCTL_EPDIS

#define USB_OTG_DIEPCTL_EPENA_Pos

#define USB_OTG_DIEPCTL_EPENA_Msk

#define USB_OTG_DIEPCTL_EPENA

Bit definition for USB_OTG_HCCHAR register

#define USB_OTG_HCCHAR_MPSIZ_Pos

#define USB_OTG_HCCHAR_MPSIZ_Msk

#define USB_OTG_HCCHAR_MPSIZ

#define USB_OTG_HCCHAR_EPNUM_Pos

#define USB_OTG_HCCHAR_EPNUM_Msk

#define USB_OTG_HCCHAR_EPNUM

#define USB_OTG_HCCHAR_EPNUM_0

#define USB_OTG_HCCHAR_EPNUM_1

#define USB_OTG_HCCHAR_EPNUM_2

#define USB_OTG_HCCHAR_EPNUM_3

#define USB_OTG_HCCHAR_EPDIR_Pos

#define USB_OTG_HCCHAR_EPDIR_Msk

#define USB_OTG_HCCHAR_EPDIR

#define USB_OTG_HCCHAR_LSDEV_Pos

#define USB_OTG_HCCHAR_LSDEV_Msk

#define USB_OTG_HCCHAR_LSDEV

#define USB_OTG_HCCHAR_EPTYP_Pos

#define USB_OTG_HCCHAR_EPTYP_Msk

#define USB_OTG_HCCHAR_EPTYP

#define USB_OTG_HCCHAR_EPTYP_0

#define USB_OTG_HCCHAR_EPTYP_1

#define USB_OTG_HCCHAR_MC_Pos

#define USB_OTG_HCCHAR_MC_Msk

#define USB_OTG_HCCHAR_MC

#define USB_OTG_HCCHAR_MC_0

#define USB_OTG_HCCHAR_MC_1

#define USB_OTG_HCCHAR_DAD_Pos

#define USB_OTG_HCCHAR_DAD_Msk

#define USB_OTG_HCCHAR_DAD

#define USB_OTG_HCCHAR_DAD_0

#define USB_OTG_HCCHAR_DAD_1

#define USB_OTG_HCCHAR_DAD_2

#define USB_OTG_HCCHAR_DAD_3

#define USB_OTG_HCCHAR_DAD_4

#define USB_OTG_HCCHAR_DAD_5

#define USB_OTG_HCCHAR_DAD_6

#define USB_OTG_HCCHAR_ODDFRM_Pos

#define USB_OTG_HCCHAR_ODDFRM_Msk

#define USB_OTG_HCCHAR_ODDFRM

#define USB_OTG_HCCHAR_CHDIS_Pos

#define USB_OTG_HCCHAR_CHDIS_Msk

#define USB_OTG_HCCHAR_CHDIS

#define USB_OTG_HCCHAR_CHENA_Pos

#define USB_OTG_HCCHAR_CHENA_Msk

#define USB_OTG_HCCHAR_CHENA

Bit definition for USB_OTG_HCSPLT register

#define USB_OTG_HCSPLT_PRTADDR_Pos

#define USB_OTG_HCSPLT_PRTADDR_Msk

#define USB_OTG_HCSPLT_PRTADDR

#define USB_OTG_HCSPLT_PRTADDR_0

#define USB_OTG_HCSPLT_PRTADDR_1

#define USB_OTG_HCSPLT_PRTADDR_2

#define USB_OTG_HCSPLT_PRTADDR_3

#define USB_OTG_HCSPLT_PRTADDR_4

#define USB_OTG_HCSPLT_PRTADDR_5

#define USB_OTG_HCSPLT_PRTADDR_6

#define USB_OTG_HCSPLT_HUBADDR_Pos

#define USB_OTG_HCSPLT_HUBADDR_Msk

#define USB_OTG_HCSPLT_HUBADDR

#define USB_OTG_HCSPLT_HUBADDR_0

#define USB_OTG_HCSPLT_HUBADDR_1

#define USB_OTG_HCSPLT_HUBADDR_2

#define USB_OTG_HCSPLT_HUBADDR_3

#define USB_OTG_HCSPLT_HUBADDR_4

#define USB_OTG_HCSPLT_HUBADDR_5

#define USB_OTG_HCSPLT_HUBADDR_6

#define USB_OTG_HCSPLT_XACTPOS_Pos

#define USB_OTG_HCSPLT_XACTPOS_Msk

#define USB_OTG_HCSPLT_XACTPOS

#define USB_OTG_HCSPLT_XACTPOS_0

#define USB_OTG_HCSPLT_XACTPOS_1

#define USB_OTG_HCSPLT_COMPLSPLT_Pos

#define USB_OTG_HCSPLT_COMPLSPLT_Msk

#define USB_OTG_HCSPLT_COMPLSPLT

#define USB_OTG_HCSPLT_SPLITEN_Pos

#define USB_OTG_HCSPLT_SPLITEN_Msk

#define USB_OTG_HCSPLT_SPLITEN

Bit definition for USB_OTG_HCINT register

#define USB_OTG_HCINT_XFRC_Pos

#define USB_OTG_HCINT_XFRC_Msk

#define USB_OTG_HCINT_XFRC

#define USB_OTG_HCINT_CHH_Pos

#define USB_OTG_HCINT_CHH_Msk

#define USB_OTG_HCINT_CHH

#define USB_OTG_HCINT_AHBERR_Pos

#define USB_OTG_HCINT_AHBERR_Msk

#define USB_OTG_HCINT_AHBERR

#define USB_OTG_HCINT_STALL_Pos

#define USB_OTG_HCINT_STALL_Msk

#define USB_OTG_HCINT_STALL

#define USB_OTG_HCINT_NAK_Pos

#define USB_OTG_HCINT_NAK_Msk

#define USB_OTG_HCINT_NAK

#define USB_OTG_HCINT_ACK_Pos

#define USB_OTG_HCINT_ACK_Msk

#define USB_OTG_HCINT_ACK

#define USB_OTG_HCINT_NYET_Pos

#define USB_OTG_HCINT_NYET_Msk

#define USB_OTG_HCINT_NYET

#define USB_OTG_HCINT_TXERR_Pos

#define USB_OTG_HCINT_TXERR_Msk

#define USB_OTG_HCINT_TXERR

#define USB_OTG_HCINT_BBERR_Pos

#define USB_OTG_HCINT_BBERR_Msk

#define USB_OTG_HCINT_BBERR

#define USB_OTG_HCINT_FRMOR_Pos

#define USB_OTG_HCINT_FRMOR_Msk

#define USB_OTG_HCINT_FRMOR

#define USB_OTG_HCINT_DTERR_Pos

#define USB_OTG_HCINT_DTERR_Msk

#define USB_OTG_HCINT_DTERR

Bit definition for USB_OTG_DIEPINT register

#define USB_OTG_DIEPINT_XFRC_Pos

#define USB_OTG_DIEPINT_XFRC_Msk

#define USB_OTG_DIEPINT_XFRC

#define USB_OTG_DIEPINT_EPDISD_Pos

#define USB_OTG_DIEPINT_EPDISD_Msk

#define USB_OTG_DIEPINT_EPDISD

#define USB_OTG_DIEPINT_AHBERR_Pos

#define USB_OTG_DIEPINT_AHBERR_Msk

#define USB_OTG_DIEPINT_AHBERR

#define USB_OTG_DIEPINT_TOC_Pos

#define USB_OTG_DIEPINT_TOC_Msk

#define USB_OTG_DIEPINT_TOC

#define USB_OTG_DIEPINT_ITTXFE_Pos

#define USB_OTG_DIEPINT_ITTXFE_Msk

#define USB_OTG_DIEPINT_ITTXFE

#define USB_OTG_DIEPINT_INEPNM_Pos

#define USB_OTG_DIEPINT_INEPNM_Msk

#define USB_OTG_DIEPINT_INEPNM

#define USB_OTG_DIEPINT_INEPNE_Pos

#define USB_OTG_DIEPINT_INEPNE_Msk

#define USB_OTG_DIEPINT_INEPNE

#define USB_OTG_DIEPINT_TXFE_Pos

#define USB_OTG_DIEPINT_TXFE_Msk

#define USB_OTG_DIEPINT_TXFE

#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos

#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk

#define USB_OTG_DIEPINT_TXFIFOUDRN

#define USB_OTG_DIEPINT_BNA_Pos

#define USB_OTG_DIEPINT_BNA_Msk

#define USB_OTG_DIEPINT_BNA

#define USB_OTG_DIEPINT_PKTDRPSTS_Pos

#define USB_OTG_DIEPINT_PKTDRPSTS_Msk

#define USB_OTG_DIEPINT_PKTDRPSTS

#define USB_OTG_DIEPINT_BERR_Pos

#define USB_OTG_DIEPINT_BERR_Msk

#define USB_OTG_DIEPINT_BERR

#define USB_OTG_DIEPINT_NAK_Pos

#define USB_OTG_DIEPINT_NAK_Msk

#define USB_OTG_DIEPINT_NAK

Bit definition forUSB_OTG_HCINTMSK register

#define USB_OTG_HCINTMSK_XFRCM_Pos

#define USB_OTG_HCINTMSK_XFRCM_Msk

#define USB_OTG_HCINTMSK_XFRCM

#define USB_OTG_HCINTMSK_CHHM_Pos

#define USB_OTG_HCINTMSK_CHHM_Msk

#define USB_OTG_HCINTMSK_CHHM

#define USB_OTG_HCINTMSK_AHBERR_Pos

#define USB_OTG_HCINTMSK_AHBERR_Msk

#define USB_OTG_HCINTMSK_AHBERR

#define USB_OTG_HCINTMSK_STALLM_Pos

#define USB_OTG_HCINTMSK_STALLM_Msk

#define USB_OTG_HCINTMSK_STALLM

#define USB_OTG_HCINTMSK_NAKM_Pos

#define USB_OTG_HCINTMSK_NAKM_Msk

#define USB_OTG_HCINTMSK_NAKM

#define USB_OTG_HCINTMSK_ACKM_Pos

#define USB_OTG_HCINTMSK_ACKM_Msk

#define USB_OTG_HCINTMSK_ACKM

#define USB_OTG_HCINTMSK_NYET_Pos

#define USB_OTG_HCINTMSK_NYET_Msk

#define USB_OTG_HCINTMSK_NYET

#define USB_OTG_HCINTMSK_TXERRM_Pos

#define USB_OTG_HCINTMSK_TXERRM_Msk

#define USB_OTG_HCINTMSK_TXERRM

#define USB_OTG_HCINTMSK_BBERRM_Pos

#define USB_OTG_HCINTMSK_BBERRM_Msk

#define USB_OTG_HCINTMSK_BBERRM

#define USB_OTG_HCINTMSK_FRMORM_Pos

#define USB_OTG_HCINTMSK_FRMORM_Msk

#define USB_OTG_HCINTMSK_FRMORM

#define USB_OTG_HCINTMSK_DTERRM_Pos

#define USB_OTG_HCINTMSK_DTERRM_Msk

#define USB_OTG_HCINTMSK_DTERRM

Bit definition for USB_OTG_DIEPTSIZ register

#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos

#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk

#define USB_OTG_DIEPTSIZ_XFRSIZ

#define USB_OTG_DIEPTSIZ_PKTCNT_Pos

#define USB_OTG_DIEPTSIZ_PKTCNT_Msk

#define USB_OTG_DIEPTSIZ_PKTCNT

#define USB_OTG_DIEPTSIZ_MULCNT_Pos

#define USB_OTG_DIEPTSIZ_MULCNT_Msk

#define USB_OTG_DIEPTSIZ_MULCNT

Bit definition for USB_OTG_HCTSIZ register

#define USB_OTG_HCTSIZ_XFRSIZ_Pos

#define USB_OTG_HCTSIZ_XFRSIZ_Msk

#define USB_OTG_HCTSIZ_XFRSIZ

#define USB_OTG_HCTSIZ_PKTCNT_Pos

#define USB_OTG_HCTSIZ_PKTCNT_Msk

#define USB_OTG_HCTSIZ_PKTCNT

#define USB_OTG_HCTSIZ_DOPING_Pos

#define USB_OTG_HCTSIZ_DOPING_Msk

#define USB_OTG_HCTSIZ_DOPING

#define USB_OTG_HCTSIZ_DPID_Pos

#define USB_OTG_HCTSIZ_DPID_Msk

#define USB_OTG_HCTSIZ_DPID

#define USB_OTG_HCTSIZ_DPID_0

#define USB_OTG_HCTSIZ_DPID_1

Bit definition for USB_OTG_DIEPDMA register

#define USB_OTG_DIEPDMA_DMAADDR_Pos

#define USB_OTG_DIEPDMA_DMAADDR_Msk

#define USB_OTG_DIEPDMA_DMAADDR

Bit definition for USB_OTG_HCDMA register

#define USB_OTG_HCDMA_DMAADDR_Pos

#define USB_OTG_HCDMA_DMAADDR_Msk

#define USB_OTG_HCDMA_DMAADDR

Bit definition for USB_OTG_DTXFSTS register

#define USB_OTG_DTXFSTS_INEPTFSAV_Pos

#define USB_OTG_DTXFSTS_INEPTFSAV_Msk

#define USB_OTG_DTXFSTS_INEPTFSAV

Bit definition for USB_OTG_DIEPTXF register

#define USB_OTG_DIEPTXF_INEPTXSA_Pos

#define USB_OTG_DIEPTXF_INEPTXSA_Msk

#define USB_OTG_DIEPTXF_INEPTXSA

#define USB_OTG_DIEPTXF_INEPTXFD_Pos

#define USB_OTG_DIEPTXF_INEPTXFD_Msk

#define USB_OTG_DIEPTXF_INEPTXFD

Bit definition for USB_OTG_DOEPCTL register

#define USB_OTG_DOEPCTL_MPSIZ_Pos

#define USB_OTG_DOEPCTL_MPSIZ_Msk

#define USB_OTG_DOEPCTL_MPSIZ

#define USB_OTG_DOEPCTL_USBAEP_Pos

#define USB_OTG_DOEPCTL_USBAEP_Msk

#define USB_OTG_DOEPCTL_USBAEP

#define USB_OTG_DOEPCTL_NAKSTS_Pos

#define USB_OTG_DOEPCTL_NAKSTS_Msk

#define USB_OTG_DOEPCTL_NAKSTS

#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos

#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk

#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM

#define USB_OTG_DOEPCTL_SODDFRM_Pos

#define USB_OTG_DOEPCTL_SODDFRM_Msk

#define USB_OTG_DOEPCTL_SODDFRM

#define USB_OTG_DOEPCTL_EPTYP_Pos

#define USB_OTG_DOEPCTL_EPTYP_Msk

#define USB_OTG_DOEPCTL_EPTYP

#define USB_OTG_DOEPCTL_EPTYP_0

#define USB_OTG_DOEPCTL_EPTYP_1

#define USB_OTG_DOEPCTL_SNPM_Pos

#define USB_OTG_DOEPCTL_SNPM_Msk

#define USB_OTG_DOEPCTL_SNPM

#define USB_OTG_DOEPCTL_STALL_Pos

#define USB_OTG_DOEPCTL_STALL_Msk

#define USB_OTG_DOEPCTL_STALL

#define USB_OTG_DOEPCTL_CNAK_Pos

#define USB_OTG_DOEPCTL_CNAK_Msk

#define USB_OTG_DOEPCTL_CNAK

#define USB_OTG_DOEPCTL_SNAK_Pos

#define USB_OTG_DOEPCTL_SNAK_Msk

#define USB_OTG_DOEPCTL_SNAK

#define USB_OTG_DOEPCTL_EPDIS_Pos

#define USB_OTG_DOEPCTL_EPDIS_Msk

#define USB_OTG_DOEPCTL_EPDIS

#define USB_OTG_DOEPCTL_EPENA_Pos

#define USB_OTG_DOEPCTL_EPENA_Msk

#define USB_OTG_DOEPCTL_EPENA

Bit definition for USB_OTG_DOEPINT register

#define USB_OTG_DOEPINT_XFRC_Pos

#define USB_OTG_DOEPINT_XFRC_Msk

#define USB_OTG_DOEPINT_XFRC

#define USB_OTG_DOEPINT_EPDISD_Pos

#define USB_OTG_DOEPINT_EPDISD_Msk

#define USB_OTG_DOEPINT_EPDISD

#define USB_OTG_DOEPINT_AHBERR_Pos

#define USB_OTG_DOEPINT_AHBERR_Msk

#define USB_OTG_DOEPINT_AHBERR

#define USB_OTG_DOEPINT_STUP_Pos

#define USB_OTG_DOEPINT_STUP_Msk

#define USB_OTG_DOEPINT_STUP

#define USB_OTG_DOEPINT_OTEPDIS_Pos

#define USB_OTG_DOEPINT_OTEPDIS_Msk

#define USB_OTG_DOEPINT_OTEPDIS

#define USB_OTG_DOEPINT_OTEPSPR_Pos

#define USB_OTG_DOEPINT_OTEPSPR_Msk

#define USB_OTG_DOEPINT_OTEPSPR

#define USB_OTG_DOEPINT_B2BSTUP_Pos

#define USB_OTG_DOEPINT_B2BSTUP_Msk

#define USB_OTG_DOEPINT_B2BSTUP

#define USB_OTG_DOEPINT_OUTPKTERR_Pos

#define USB_OTG_DOEPINT_OUTPKTERR_Msk

#define USB_OTG_DOEPINT_OUTPKTERR

#define USB_OTG_DOEPINT_NAK_Pos

#define USB_OTG_DOEPINT_NAK_Msk

#define USB_OTG_DOEPINT_NAK

#define USB_OTG_DOEPINT_NYET_Pos

#define USB_OTG_DOEPINT_NYET_Msk

#define USB_OTG_DOEPINT_NYET

#define USB_OTG_DOEPINT_STPKTRX_Pos

#define USB_OTG_DOEPINT_STPKTRX_Msk

#define USB_OTG_DOEPINT_STPKTRX

Bit definition for USB_OTG_DOEPTSIZ register

#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos

#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk

#define USB_OTG_DOEPTSIZ_XFRSIZ

#define USB_OTG_DOEPTSIZ_PKTCNT_Pos

#define USB_OTG_DOEPTSIZ_PKTCNT_Msk

#define USB_OTG_DOEPTSIZ_PKTCNT

#define USB_OTG_DOEPTSIZ_STUPCNT_Pos

#define USB_OTG_DOEPTSIZ_STUPCNT_Msk

#define USB_OTG_DOEPTSIZ_STUPCNT

#define USB_OTG_DOEPTSIZ_STUPCNT_0

#define USB_OTG_DOEPTSIZ_STUPCNT_1

Bit definition for PCGCCTL register

#define USB_OTG_PCGCCTL_STOPCLK_Pos

#define USB_OTG_PCGCCTL_STOPCLK_Msk

#define USB_OTG_PCGCCTL_STOPCLK

#define USB_OTG_PCGCCTL_GATECLK_Pos

#define USB_OTG_PCGCCTL_GATECLK_Msk

#define USB_OTG_PCGCCTL_GATECLK

#define USB_OTG_PCGCCTL_PHYSUSP_Pos

#define USB_OTG_PCGCCTL_PHYSUSP_Msk

#define USB_OTG_PCGCCTL_PHYSUSP

Bit definition for OTG register

#define USB_OTG_CHNUM_Pos

#define USB_OTG_CHNUM_Msk

#define USB_OTG_CHNUM

#define USB_OTG_CHNUM_0

#define USB_OTG_CHNUM_1

#define USB_OTG_CHNUM_2

#define USB_OTG_CHNUM_3

#define USB_OTG_BCNT_Pos

#define USB_OTG_BCNT_Msk

#define USB_OTG_BCNT

#define USB_OTG_DPID_Pos

#define USB_OTG_DPID_Msk

#define USB_OTG_DPID

#define USB_OTG_DPID_0

#define USB_OTG_DPID_1

#define USB_OTG_PKTSTS_Pos

#define USB_OTG_PKTSTS_Msk

#define USB_OTG_PKTSTS

#define USB_OTG_PKTSTS_0

#define USB_OTG_PKTSTS_1

#define USB_OTG_PKTSTS_2

#define USB_OTG_PKTSTS_3

#define USB_OTG_EPNUM_Pos

#define USB_OTG_EPNUM_Msk

#define USB_OTG_EPNUM

#define USB_OTG_EPNUM_0

#define USB_OTG_EPNUM_1

#define USB_OTG_EPNUM_2

#define USB_OTG_EPNUM_3

#define USB_OTG_FRMNUM_Pos

#define USB_OTG_FRMNUM_Msk

#define USB_OTG_FRMNUM

#define USB_OTG_FRMNUM_0

#define USB_OTG_FRMNUM_1

#define USB_OTG_FRMNUM_2

#define USB_OTG_FRMNUM_3

ADC Instances

#define IS_ADC_MULTIMODE_MASTER_INSTANCE

#define IS_ADC_COMMON_INSTANCE

CAN Instances

CRC Instances

#define IS_CRC_ALL_INSTANCE

DAC Instances

#define IS_DAC_ALL_INSTANCE

DCMI Instances

#define IS_DCMI_ALL_INSTANCE

DMA Instances

GPIO Instances

I2C Instances

SMBUS Instances

#define IS_SMBUS_ALL_INSTANCE

I2S Instances

RTC Instances

#define IS_RTC_ALL_INSTANCE

SAI Instances

#define IS_SAI_BLOCK_PERIPH

SPI Instances

TIM Instances : All supported instances

TIM Instances : at least 1 capture/compare channel

TIM Instances : at least 2 capture/compare channels

TIM Instances : at least 3 capture/compare channels

TIM Instances : at least 4 capture/compare channels

TIM Instances : Advanced-control timers

TIM Instances : Timer input XOR function

TIM Instances : DMA requests generation (UDE)

TIM Instances : DMA requests generation (CCxDE)

TIM Instances : DMA requests generation (COMDE)

TIM Instances : DMA burst feature

TIM Instances : 32 bit Counter

TIM Instances : external trigger input available

TIM Instances : remapping capability

TIM Instances : output(s) available

TIM Instances : complementary output(s) available

TIM Instances : supporting clock division

TIM Instances : supporting OCxREF clear

TIM Instances : supporting repetition counter

TIM Instances : supporting encoder interface

TIM Instances : supporting Hall sensor interface

TIM Instances : supporting the break function

USART Instances : Synchronous mode

UART Instances : Half-Duplex mode

#define IS_UART_INSTANCE

UART Instances : Hardware Flow control

UART Instances : LIN mode

#define IS_UART_LIN_INSTANCE

UART Instances : Smart card mode

UART Instances : IRDA mode

PCD Instances

HCD Instances

SDIO Instances

#define IS_SDIO_ALL_INSTANCE

IWDG Instances

#define IS_IWDG_ALL_INSTANCE

WWDG Instances

#define IS_WWDG_ALL_INSTANCE

QSPI Instances

#define IS_QSPI_ALL_INSTANCE

CEC Instances

#define IS_CEC_ALL_INSTANCE

FMPI2C Instances

#define IS_FMPI2C_ALL_INSTANCE

#define IS_FMPSMBUS_ALL_INSTANCE

#define IS_SPDIFRX_ALL_INSTANCE

USB Exported Constants

#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR

#define USB_OTG_FS_MAX_IN_ENDPOINTS

#define USB_OTG_FS_MAX_OUT_ENDPOINTS

#define USB_OTG_FS_TOTAL_FIFO_SIZE

#define USB_OTG_HS_HOST_MAX_CHANNEL_NBR

#define USB_OTG_HS_MAX_IN_ENDPOINTS

#define USB_OTG_HS_MAX_OUT_ENDPOINTS

#define USB_OTG_HS_TOTAL_FIFO_SIZE

#define RCC_PLLCFGR_RST_VALUE

#define RCC_PLLI2SCFGR_RST_VALUE

#define RCC_PLLSAICFGR_RST_VALUE

#define RCC_MAX_FREQUENCY

#define RCC_MAX_FREQUENCY_SCALE1

#define RCC_MAX_FREQUENCY_SCALE2

#define RCC_MAX_FREQUENCY_SCALE3

#define RCC_PLLVCO_OUTPUT_MIN

#define RCC_PLLVCO_INPUT_MIN

#define RCC_PLLVCO_INPUT_MAX

#define RCC_PLLVCO_OUTPUT_MAX

#define RCC_PLLN_MIN_VALUE

#define RCC_PLLN_MAX_VALUE

#define FLASH_SCALE1_LATENCY1_FREQ

#define FLASH_SCALE1_LATENCY2_FREQ

#define FLASH_SCALE1_LATENCY3_FREQ

#define FLASH_SCALE1_LATENCY4_FREQ

#define FLASH_SCALE1_LATENCY5_FREQ

#define FLASH_SCALE2_LATENCY1_FREQ

#define FLASH_SCALE2_LATENCY2_FREQ

#define FLASH_SCALE2_LATENCY3_FREQ

#define FLASH_SCALE2_LATENCY4_FREQ

#define FLASH_SCALE2_LATENCY5_FREQ

#define FLASH_SCALE3_LATENCY1_FREQ

#define FLASH_SCALE3_LATENCY2_FREQ

#define FLASH_SCALE3_LATENCY3_FREQ

...

#define FSMC_IRQn

#define FSMC_IRQHandler

#define QuadSPI_IRQHandler

Files

CodeScopeSTM32 Libraries and SamplesCMSISDevice/ST/STM32F4xx/Include/stm32f446xx.h

100

101

102

103

104

105

106

107

108

109

110

111

112

113

114

115

116

117

118

119

120

121

122

123

124

125

126

127

128

129

130

131

132

133

134

135

136

137

138

139

140

141

142

143

144

145

146

147

148

149

150

151

152

153

154

155

156

157

158

159

160

161

162

163

164

165

166

167

168

169

170

171

172

173

174

175

176

177

178

179

180

181

182

183

184

185

186

187

188

189

190

191

192

193

194

195

196

197

198

199

200

201

202

203

204

205

206

207

208

209

210

211

212

213

214

215

216

217

218

219

220

221

222

223

224

225

226

227

228

229

230

231

232

233

234

235

236

237

238

239

240

241

242

243

244

245

246

247

248

249

250

251

252

253

254

255

256

257

258

259

260

261

262

263

264

265

266

267

268

269

270

271

272

273

274

275

276

277

278

279

280

281

282

283

284

285

286

287

288

289

290

291

292

293

294

295

296

297

298

299

300

301

302

303

304

305

306

307

308

309

310

311

312

313

314

315

316

317

318

319

320

321

322

323

324

325

326

327

328

329

330

331

332

333

334

335

336

337

338

339

340

341

342

343

344

345

346

347

348

349

350

351

352

353

354

355

356

357

358

359

360

361

362

363

364

365

366

367

368

369

370

371

372

373

374

375

376

377

378

379

380

381

382

383

384

385

386

387

388

389

390

391

392

393

394

395

396

397

398

399

400

401

402

403

404

405

406

407

408

409

410

411

412

413

414

415

416

417

418

419

420

421

422

423

424

425

426

427

428

429

430

431

432

433

434

435

436

437

438

439

440

441

442

443

444

445

446

447

448

449

450

451

452

453

454

455

456

457

458

459

460

461

462

463

464

465

466

467

468

469

470

471

472

473

474

475

476

477

478

479

480

481

482

483

484

485

486

487

488

489

490

491

492

493

494

495

496

497

498

499

500

501

502

503

504

505

506

507

508

509

510

511

512

513

514

515

516

517

518

519

520

521

522

523

524

525

526

527

528

529

530

531

532

533

534

535

536

537

538

539

540

541

542

543

544

545

546

547

548

549

550

551

552

553

554

555

556

557

558

559

560

561

562

563

564

565

566

567

568

569

570

571

572

573

574

575

576

577

578

579

580

581

582

583

584

585

586

587

588

589

590

591

592

593

594

595

596

597

598

599

600

601

602

603

604

605

606

607

608

609

610

611

612

613

614

615

616

617

618

619

620

621

622

623

624

625

626

627

628

629

630

631

632

633

634

635

636

637

638

639

640

641

642

643

644

645

646

647

648

649

650

651

652

653

654

655

656

657

658

659

660

661

662

663

664

665

666

667

668

669

670

671

672

673

674

675

676

677

678

679

680

681

682

683

684

685

686

687

688

689

690

691

692

693

694

695

696

697

698

699

700

701

702

703

704

705

706

707

708

709

710

711

712

713

714

715

716

717

718

719

720

721

722

723

724

725

726

727

728

729

730

731

732

733

734

735

736

737

738

739

740

741

742

743

744

745

746

747

748

749

750

751

752

753

754

755

756

757

758

759

760

761

762

763

764

765

766

767

768

769

770

771

772

773

774

775

776

777

778

779

780

781

782

783

784

785

786

787

788

789

790

791

792

793

794

795

796

797

798

799

800

801

802

803

804

805

806

807

808

809

810

811

812

813

814

815

816

817

818

819

820

821

822

823

824

825

826

827

828

829

830

831

832

833

834

835

836

837

838

839

840

841

842

843

844

845

846

847

848

849

850

851

852

853

854

855

856

857

858

859

860

861

862

863

864

865

866

867

868

869

870

871

872

873

874

875

876

877

878

879

880

881

882

883

884

885

886

887

888

889

890

891

892

893

894

895

896

897

898

899

900

901

902

903

904

905

906

907

908

909

910

911

912

913

914

915

916

917

918

919

920

921

922

923

924

925

926

927

928

929

930

931

932

933

934

935

936

937

938

939

940

941

942

943

944

945

946

947

948

949

950

951

952

953

954

955

956

957

958

959

960

961

962

963

964

965

966

967

968

969

970

971

972

973

974

975

976

977

978

979

980

981

982

983

984

985

986

987

988

989

990

991

992

993

994

995

996

997

998

999

1000

1001

1002

1003

1004

1005

1006

1007

1008

1009

1010

1011

1012

1013

1014

1015

1016

1017

1018

1019

1020

1021

1022

1023

1024

1025

1026

1027

1028

1029

1030

1031

1032

1033

1034

1035

1036

1037

1038

1039

1040

1041

1042

1043

1044

1045

1046

1047

1048

1049

1050

1051

1052

1053

1054

1055

1056

1057

1058

1059

1060

1061

1062

1063

1064

1065

1066

1067

1068

1069

1070

1071

1072

1073

1074

1075

1076

1077

1078

1079

1080

1081

1082

1083

1084

1085

1086

1087

1088

1089

1090

1091

1092

1093

1094

1095

1096

1097

1098

1099

1100

1101

1102

1103

1104

1105

1106

1107

1108

1109

1110

1111

1112

1113

1114

1115

1116

1117

1118

1119

1120

1121

1122

1123

1124

1125

1126

1127

1128

1129

1130

1131

1132

1133

1134

1135

1136

1137

1138

1139

1140

1141

1142

1143

1144

1145

1146

1147

1148

1149

1150

1151

1152

1153

1154

1155

1156

1157

1158

1159

1160

1161

1162

1163

1164

1165

1166

1167

1168

1169

1170

1171

1172

1173

1174

1175

1176

1177

1178

1179

1180

1181

1182

1183

1184

1185

1186

1187

1188

1189

1190

1191

1192

1193

1194

1195

1196

1197

1198

1199

1200

1201

1202

1203

1204

1205

1206

1207

1208

1209

1210

1211

1212

1213

1214

1215

1216

1217

1218

1219

1220

1221

1222

1223

1224

1225

1226

1227

1228

1229

1230

1231

1232

1233

1234

1235

1236

1237

1238

1239

1240

1241

1242

1243

1244

1245

1246

1247

1248

1249

1250

1251

1252

1253

1254

1255

1256

1257

1258

1259

1260

1261

1262

1263

1264

1265

1266

1267

1268

1269

1270

1271

1272

1273

1274

1275

1276

1277

1278

1279

1280

1281

1282

1283

1284

1285

1286

1287

1288

1289

1290

1291

1292

1293

1294

1295

1296

1297

1298

1299

1300

1301

1302

1303

1304

1305

1306

1307

1308

1309

1310

1311

1312

1313

1314

1315

1316

1317

1318

1319

1320

1321

1322

1323

1324

1325

1326

1327

1328

1329

1330

1331

1332

1333

1334

1335

1336

1337

1338

1339

1340

1341

1342

1343

1344

1345

1346

1347

1348

1349

1350

1351

1352

1353

1354

1355

1356

1357

1358

1359

1360

1361

1362

1363

1364

1365

1366

1367

1368

1369

1370

1371

1372

1373

1374

1375

1376

1377

1378

1379

1380

1381

1382

1383

1384

1385

1386

1387

1388

1389

1390

1391

1392

1393

1394

1395

1396

1397

1398

1399

1400

1401

1402

1403

1404

1405

1406

1407

1408

1409

1410

1411

1412

1413

1414

1415

1416

1417

1418

1419

1420

1421

1422

1423

1424

1425

1426

1427

1428

1429

1430

1431

1432

1433

1434

1435

1436

1437

1438

1439

1440

1441

1442

1443

1444

1445

1446

1447

1448

1449

1450

1451

1452

1453

1454

1455

1456

1457

1458

1459

1460

1461

1462

1463

1464

1465

1466

1467

1468

1469

1470

1471

1472

1473

1474

1475

1476

1477

1478

1479

1480

1481

1482

1483

1484

1485

1486

1487

1488

1489

1490

1491

1492

1493

1494

1495

1496

1497

1498

1499

1500

1501

1502

1503

1504

1505

1506

1507

1508

1509

1510

1511

1512

1513

1514

1515

1516

1517

1518

1519

1520

1521

1522

1523

1524

1525

1526

1527

1528

1529

1530

1531

1532

1533

1534

1535

1536

1537

1538

1539

1540

1541

1542

1543

1544

1545

1546

1547

1548

1549

1550

1551

1552

1553

1554

1555

1556

1557

1558

1559

1560

1561

1562

1563

1564

1565

1566

1567

1568

1569

1570

1571

1572

1573

1574

1575

1576

1577

1578

1579

1580

1581

1582

1583

1584

1585

1586

1587

1588

1589

1590

1591

1592

1593

1594

1595

1596

1597

1598

1599

1600

1601

1602

1603

1604

1605

1606

1607

1608

1609

1610

1611

1612

1613

1614

1615

1616

1617

1618

1619

1620

1621

1622

1623

1624

1625

1626

1627

1628

1629

1630

1631

1632

1633

1634

1635

1636

1637

1638

1639

1640

1641

1642

1643

1644

1645

1646

1647

1648

1649

1650

1651

1652

1653

1654

1655

1656

1657

1658

1659

1660

1661

1662

1663

1664

1665

1666

1667

1668

1669

1670

1671

1672

1673

1674

1675

1676

1677

1678

1679

1680

1681

1682

1683

1684

1685

1686

1687

1688

1689

1690

1691

1692

1693

1694

1695

1696

1697

1698

1699

1700

1701

1702

1703

1704

1705

1706

1707

1708

1709

1710

1711

1712

1713

1714

1715

1716

1717

1718

1719

1720

1721

1722

1723

1724

1725

1726

1727

1728

1729

1730

1731

1732

1733

1734

1735

1736

1737

1738

1739

1740

1741

1742

1743

1744

1745

1746

1747

1748

1749

1750

1751

1752

1753

1754

1755

1756

1757

1758

1759

1760

1761

1762

1763

1764

1765

1766

1767

1768

1769

1770

1771

1772

1773

1774

1775

1776

1777

1778

1779

1780

1781

1782

1783

1784

1785

1786

1787

1788

1789

1790

1791

1792

1793

1794

1795

1796

1797

1798

1799

1800

1801

1802

1803

1804

1805

1806

1807

1808

1809

1810

1811

1812

1813

1814

1815

1816

1817

1818

1819

1820

1821

1822

1823

1824

1825

1826

1827

1828

1829

1830

1831

1832

1833

1834

1835

1836

1837

1838

1839

1840

1841

1842

1843

1844

1845

1846

1847

1848

1849

1850

1851

1852

1853

1854

1855

1856

1857

1858

1859

1860

1861

1862

1863

1864

1865

1866

1867

1868

1869

1870

1871

1872

1873

1874

1875

1876

1877

1878

1879

1880

1881

1882

1883

1884

1885

1886

1887

1888

1889

1890

1891

1892

1893

1894

1895

1896

1897

1898

1899

1900

1901

1902

1903

1904

1905

1906

1907

1908

1909

1910

1911

1912

1913

1914

1915

1916

1917

1918

1919

1920

1921

1922

1923

1924

1925

1926

1927

1928

1929

1930

1931

1932

1933

1934

1935

1936

1937

1938

1939

1940

1941

1942

1943

1944

1945

1946

1947

1948

1949

1950

1951

1952

1953

1954

1955

1956

1957

1958

1959

1960

1961

1962

1963

1964

1965

1966

1967

1968

1969

1970

1971

1972

1973

1974

1975

1976

1977

1978

1979

1980

1981

1982

1983

1984

1985

1986

1987

1988

1989

1990

1991

1992

1993

1994

1995

1996

1997

1998

1999

2000

2001

2002

2003

2004

2005

2006

2007

2008

2009

2010

2011

2012

2013

2014

2015

2016

2017

2018

2019

2020

2021

2022

2023

2024

2025

2026

2027

2028

2029

2030

2031

2032

2033

2034

2035

2036

2037

2038

2039

2040

2041

2042

2043

2044

2045

2046

2047

2048

2049

2050

2051

2052

2053

2054

2055

2056

2057

2058

2059

2060

2061

2062

2063

2064

2065

2066

2067

2068

2069

2070

2071

2072

2073

2074

2075

2076

2077

2078

2079

2080

2081

2082

2083

2084

2085

2086

2087

2088

2089

2090

2091

2092

2093

2094

2095

2096

2097

2098

2099

2100

2101

2102

2103

2104

2105

2106

2107

2108

2109

2110

2111

2112

2113

2114

2115

2116

2117

2118

2119

2120

2121

2122

2123

2124

2125

2126

2127

2128

2129

2130

2131

2132

2133

2134

2135

2136

2137

2138

2139

2140

2141

2142

2143

2144

2145

2146

2147

2148

2149

2150

2151

2152

2153

2154

2155

2156

2157

2158

2159

2160

2161

2162

2163

2164

2165

2166

2167

2168

2169

2170

2171

2172

2173

2174

2175

2176

2177

2178

2179

2180

2181

2182

2183

2184

2185

2186

2187

2188

2189

2190

2191

2192

2193

2194

2195

2196

2197

2198

2199

2200

2201

2202

2203

2204

2205

2206

2207

2208

2209

2210

2211

2212

2213

2214

2215

2216

2217

2218

2219

2220

2221

2222

2223

2224

2225

2226

2227

2228

2229

2230

2231

2232

2233

2234

2235

2236

2237

2238

2239

2240

2241

2242

2243

2244

2245

2246

2247

2248

2249

2250

2251

2252

2253

2254

2255

2256

2257

2258

2259

2260

2261

2262

2263

2264

2265

2266

2267

2268

2269

2270

2271

2272

2273

2274

2275

2276

2277

2278

2279

2280

2281

2282

2283

2284

2285

2286

2287

2288

2289

2290

2291

2292

2293

2294

2295

2296

2297

2298

2299

2300

2301

2302

2303

2304

2305

2306

2307

2308

2309

2310

2311

2312

2313

2314

2315

2316

2317

2318

2319

2320

2321

2322

2323

2324

2325

2326

2327

2328

2329

2330

2331

2332

2333

2334

2335

2336

2337

2338

2339

2340

2341

2342

2343

2344

2345

2346

2347

2348

2349

2350

2351

2352

2353

2354

2355

2356

2357

2358

2359

2360

2361

2362

2363

2364

2365

2366

2367

2368

2369

2370

2371

2372

2373

2374

2375

2376

2377

2378

2379

2380

2381

2382

2383

2384

2385

2386

2387

2388

2389

2390

2391

2392

2393

2394

2395

2396

2397

2398

2399

2400

2401

2402

2403

2404

2405

2406

2407

2408

2409

2410

2411

2412

2413

2414

2415

2416

2417

2418

2419

2420

2421

2422

2423

2424

2425

2426

2427

2428

2429

2430

2431

2432

2433

2434

2435

2436

2437

2438

2439

2440

2441

2442

2443

2444

2445

2446

2447

2448

2449

2450

2451

2452

2453

2454

2455

2456

2457

2458

2459

2460

2461

2462

2463

2464

2465

2466

2467

2468

2469

2470

2471

2472

2473

2474

2475

2476

2477

2478

2479

2480

2481

2482

2483

2484

2485

2486

2487

2488

2489

2490

2491

2492

2493

2494

2495

2496

2497

2498

2499

2500

2501

2502

2503

2504

2505

2506

2507

2508

2509

2510

2511

2512

2513

2514

2515

2516

2517

2518

2519

2520

2521

2522

2523

2524

2525

2526

2527

2528

2529

2530

2531

2532

2533

2534

2535

2536

2537

2538

2539

2540

2541

2542

2543

2544

2545

2546

2547

2548

2549

2550

2551

2552

2553

2554

2555

2556

2557

2558

2559

2560

2561

2562

2563

2564

2565

2566

2567

2568

2569

2570

2571

2572

2573

2574

2575

2576

2577

2578

2579

2580

2581

2582

2583

2584

2585

2586

2587

2588

2589

2590

2591

2592

2593

2594

2595

2596

2597

2598

2599

2600

2601

2602

2603

2604

2605

2606

2607

2608

2609

2610

2611

2612

2613

2614

2615

2616

2617

2618

2619

2620

2621

2622

2623

2624

2625

2626

2627

2628

2629

2630

2631

2632

2633

2634

2635

2636

2637

2638

2639

2640

2641

2642

2643

2644

2645

2646

2647

2648

2649

2650

2651

2652

2653

2654

2655

2656

2657

2658

2659

2660

2661

2662

2663

2664

2665

2666

2667

2668

2669

2670

2671

2672

2673

2674

2675

2676

2677

2678

2679

2680

2681

2682

2683

2684

2685

2686

2687

2688

2689

2690

2691

2692

2693

2694

2695

2696

2697

2698

2699

2700

2701

2702

2703

2704

2705

2706

2707

2708

2709

2710

2711

2712

2713

2714

2715

2716

2717

2718

2719

2720

2721

2722

2723

2724

2725

2726

2727

2728

2729

2730

2731

2732

2733

2734

2735

2736

2737

2738

2739

2740

2741

2742

2743

2744

2745

2746

2747

2748

2749

2750

2751

2752

2753

2754

2755

2756

2757

2758

2759

2760

2761

2762

2763

2764

2765

2766

2767

2768

2769

2770

2771

2772

2773

2774

2775

2776

2777

2778

2779

2780

2781

2782

2783

2784

2785

2786

2787

2788

2789

2790

2791

2792

2793

2794

2795

2796

2797

2798

2799

2800

2801

2802

2803

2804

2805

2806

2807

2808

2809

2810

2811

2812

2813

2814

2815

2816

2817

2818

2819

2820

2821

2822

2823

2824

2825

2826

2827

2828

2829

2830

2831

2832

2833

2834

2835

2836

2837

2838

2839

2840

2841

2842

2843

2844

2845

2846

2847

2848

2849

2850

2851

2852

2853

2854

2855

2856

2857

2858

2859

2860

2861

2862

2863

2864

2865

2866

2867

2868

2869

2870

2871

2872

2873

2874

2875

2876

2877

2878

2879

2880

2881

2882

2883

2884

2885

2886

2887

2888

2889

2890

2891

2892

2893

2894

2895

2896

2897

2898

2899

2900

2901

2902

2903

2904

2905

2906

2907

2908

2909

2910

2911

2912

2913

2914

2915

2916

2917

2918

2919

2920

2921

2922

2923

2924

2925

2926

2927

2928

2929

2930

2931

2932

2933

2934

2935

2936

2937

2938

2939

2940

2941

2942

2943

2944

2945

2946

2947

2948

2949

2950

2951

2952

2953

2954

2955

2956

2957

2958

2959

2960

2961

2962

2963

2964

2965

2966

2967

2968

2969

2970

2971

2972

2973

2974

2975

2976

2977

2978

2979

2980

2981

2982

2983

2984

2985

2986

2987

2988

2989

2990

2991

2992

2993

2994

2995

2996

2997

2998

2999

3000

3001

3002

3003

3004

3005

3006

3007

3008

3009

3010

3011

3012

3013

3014

3015

3016

3017

3018

3019

3020

3021

3022

3023

3024

3025

3026

3027

3028

3029

3030

3031

3032

3033

3034

3035

3036

3037

3038

3039

3040

3041

3042

3043

3044

3045

3046

3047

3048

3049

3050

3051

3052

3053

3054

3055

3056

3057

3058

3059

3060

3061

3062

3063

3064

3065

3066

3067

3068

3069

3070

3071

3072

3073

3074

3075

3076

3077

3078

3079

3080

3081

3082

3083

3084

3085

3086

3087

3088

3089

3090

3091

3092

3093

3094

3095

3096

3097

3098

3099

3100

3101

3102

3103

3104

3105

3106

3107

3108

3109

3110

3111

3112

3113

3114

3115

3116

3117

3118

3119

3120

3121

3122

3123

3124

3125

3126

3127

3128

3129

3130

3131

3132

3133

3134

3135

3136

3137

3138

3139

3140

3141

3142

3143

3144

3145

3146

3147

3148

3149

3150

3151

3152

3153

3154

3155

3156

3157

3158

3159

3160

3161

3162

3163

3164

3165

3166

3167

3168

3169

3170

3171

3172

3173

3174

3175

3176

3177

3178

3179

3180

3181

3182

3183

3184

3185

3186

3187

3188

3189

3190

3191

3192

3193

3194

3195

3196

3197

3198

3199

3200

3201

3202

3203

3204

3205

3206

3207

3208

3209

3210

3211

3212

3213

3214

3215

3216

3217

3218

3219

3220

3221

3222

3223

3224

3225

3226

3227

3228

3229

3230

3231

3232

3233

3234

3235

3236

3237

3238

3239

3240

3241

3242

3243

3244

3245

3246

3247

3248

3249

3250

3251

3252

3253

3254

3255

3256

3257

3258

3259

3260

3261

3262

3263

3264

3265

3266

3267

3268

3269

3270

3271

3272

3273

3274

3275

3276

3277

3278

3279

3280

3281

3282

3283

3284

3285

3286

3287

3288

3289

3290

3291

3292

3293

3294

3295

3296

3297

3298

3299

3300

3301

3302

3303

3304

3305

3306

3307

3308

3309

3310

3311

3312

3313

3314

3315

3316

3317

3318

3319

3320

3321

3322

3323

3324

3325

3326

3327

3328

3329

3330

3331

3332

3333

3334

3335

3336

3337

3338

3339

3340

3341

3342

3343

3344

3345

3346

3347

3348

3349

3350

3351

3352

3353

3354

3355

3356

3357

3358

3359

3360

3361

3362

3363

3364

3365

3366

3367

3368

3369

3370

3371

3372

3373

3374

3375

3376

3377

3378

3379

3380

3381

3382

3383

3384

3385

3386

3387

3388

3389

3390

3391

3392

3393

3394

3395

3396

3397

3398

3399

3400

3401

3402

3403

3404

3405

3406

3407

3408

3409

3410

3411

3412

3413

3414

3415

3416

3417

3418

3419

3420

3421

3422

3423

3424

3425

3426

3427

3428

3429

3430

3431

3432

3433

3434

3435

3436

3437

3438

3439

3440

3441

3442

3443

3444

3445

3446

3447

3448

3449

3450

3451

3452

3453

3454

3455

3456

3457

3458

3459

3460

3461

3462

3463

3464

3465

3466

3467

3468

3469

3470

3471

3472

3473

3474

3475

3476

3477

3478

3479

3480

3481

3482

3483

3484

3485

3486

3487

3488

3489

3490

3491

3492

3493

3494

3495

3496

3497

3498

3499

3500

3501

3502

3503

3504

3505

3506

3507

3508

3509

3510

3511

3512

3513

3514

3515

3516

3517

3518

3519

3520

3521

3522

3523

3524

3525

3526

3527

3528

3529

3530

3531

3532

3533

3534

3535

3536

3537

3538

3539

3540

3541

3542

3543

3544

3545

3546

3547

3548

3549

3550

3551

3552

3553

3554

3555

3556

3557

3558

3559

3560

3561

3562

3563

3564

3565

3566

3567

3568

3569

3570

3571

3572

3573

3574

3575

3576

3577

3578

3579

3580

3581

3582

3583

3584

3585

3586

3587

3588

3589

3590

3591

3592

3593

3594

3595

3596

3597

3598

3599

3600

3601

3602

3603

3604

3605

3606

3607

3608

3609

3610

3611

3612

3613

3614

3615

3616

3617

3618

3619

3620

3621

3622

3623

3624

3625

3626

3627

3628

3629

3630

3631

3632

3633

3634

3635

3636

3637

3638

3639

3640

3641

3642

3643

3644

3645

3646

3647

3648

3649

3650

3651

3652

3653

3654

3655

3656

3657

3658

3659

3660

3661

3662

3663

3664

3665

3666

3667

3668

3669

3670

3671

3672

3673

3674

3675

3676

3677

3678

3679

3680

3681

3682

3683

3684

3685

3686

3687

3688

3689

3690

3691

3692

3693

3694

3695

3696

3697

3698

3699

3700

3701

3702

3703

3704

3705

3706

3707

3708

3709

3710

3711

3712

3713

3714

3715

3716

3717

3718

3719

3720

3721

3722

3723

3724

3725

3726

3727

3728

3729

3730

3731

3732

3733

3734

3735

3736

3737

3738

3739

3740

3741

3742

3743

3744

3745

3746

3747

3748

3749

3750

3751

3752

3753

3754

3755

3756

3757

3758

3759

3760

3761

3762

3763

3764

3765

3766

3767

3768

3769

3770

3771

3772

3773

3774

3775

3776

3777

3778

3779

3780

3781

3782

3783

3784

3785

3786

3787

3788

3789

3790

3791

3792

3793

3794

3795

3796

3797

3798

3799

3800

3801

3802

3803

3804

3805

3806

3807

3808

3809

3810

3811

3812

3813

3814

3815

3816

3817

3818

3819

3820

3821

3822

3823

3824

3825

3826

3827

3828

3829

3830

3831

3832

3833

3834

3835

3836

3837

3838

3839

3840

3841

3842

3843

3844

3845

3846

3847

3848

3849

3850

3851

3852

3853

3854

3855

3856

3857

3858

3859

3860

3861

3862

3863

3864

3865

3866

3867

3868

3869

3870

3871

3872

3873

3874

3875

3876

3877

3878

3879

3880

3881

3882

3883

3884

3885

3886

3887

3888

3889

3890

3891

3892

3893

3894

3895

3896

3897

3898

3899

3900

3901

3902

3903

3904

3905

3906

3907

3908

3909

3910

3911

3912

3913

3914

3915

3916

3917

3918

3919

3920

3921

3922

3923

3924

3925

3926

3927

3928

3929

3930

3931

3932

3933

3934

3935

3936

3937

3938

3939

3940

3941

3942

3943

3944

3945

3946

3947

3948

3949

3950

3951

3952

3953

3954

3955

3956

3957

3958

3959

3960

3961

3962

3963

3964

3965

3966

3967

3968

3969

3970

3971

3972

3973

3974

3975

3976

3977

3978

3979

3980

3981

3982

3983

3984

3985

3986

3987

3988

3989

3990

3991

3992

3993

3994

3995

3996

3997

3998

3999

4000

4001

4002

4003

4004

4005

4006

4007

4008

4009

4010

4011

4012

4013

4014

4015

4016

4017

4018

4019

4020

4021

4022

4023

4024

4025

4026

4027

4028

4029

4030

4031

4032

4033

4034

4035

4036

4037

4038

4039

4040

4041

4042

4043

4044

4045

4046

4047

4048

4049

4050

4051

4052

4053

4054

4055

4056

4057

4058

4059

4060

4061

4062

4063

4064

4065

4066

4067

4068

4069

4070

4071

4072

4073

4074

4075

4076

4077

4078

4079

4080

4081

4082

4083

4084

4085

4086

4087

4088

4089

4090

4091

4092

4093

4094

4095

4096

4097

4098

4099

4100

4101

4102

4103

4104

4105

4106

4107

4108

4109

4110

4111

4112

4113

4114

4115

4116

4117

4118

4119

4120

4121

4122

4123

4124

4125

4126

4127

4128

4129

4130

4131

4132

4133

4134

4135

4136

4137

4138

4139

4140

4141

4142

4143

4144

4145

4146

4147

4148

4149

4150

4151

4152

4153

4154

4155

4156

4157

4158

4159

4160

4161

4162

4163

4164

4165

4166

4167

4168

4169

4170

4171

4172

4173

4174

4175

4176

4177

4178

4179

4180

4181

4182

4183

4184

4185

4186

4187

4188

4189

4190

4191

4192

4193

4194

4195

4196

4197

4198

4199

4200

4201

4202

4203

4204

4205

4206

4207

4208

4209

4210

4211

4212

4213

4214

4215

4216

4217

4218

4219

4220

4221

4222

4223

4224

4225

4226

4227

4228

4229

4230

4231

4232

4233

4234

4235

4236

4237

4238

4239

4240

4241

4242

4243

4244

4245

4246

4247

4248

4249

4250

4251

4252

4253

4254

4255

4256

4257

4258

4259

4260

4261

4262

4263

4264

4265

4266

4267

4268

4269

4270

4271

4272

4273

4274

4275

4276

4277

4278

4279

4280

4281

4282

4283

4284

4285

4286

4287

4288

4289

4290

4291

4292

4293

4294

4295

4296

4297

4298

4299

4300

4301

4302

4303

4304

4305

4306

4307

4308

4309

4310

4311

4312

4313

4314

4315

4316

4317

4318

4319

4320

4321

4322

4323

4324

4325

4326

4327

4328

4329

4330

4331

4332

4333

4334

4335

4336

4337

4338

4339

4340

4341

4342

4343

4344

4345

4346

4347

4348

4349

4350

4351

4352

4353

4354

4355

4356

4357

4358

4359

4360

4361

4362

4363

4364

4365

4366

4367

4368

4369

4370

4371

4372

4373

4374

4375

4376

4377

4378

4379

4380

4381

4382

4383

4384

4385

4386

4387

4388

4389

4390

4391

4392

4393

4394

4395

4396

4397

4398

4399

4400

4401

4402

4403

4404

4405

4406

4407

4408

4409

4410

4411

4412

4413

4414

4415

4416

4417

4418

4419

4420

4421

4422

4423

4424

4425

4426

4427

4428

4429

4430

4431

4432

4433

4434

4435

4436

4437

4438

4439

4440

4441

4442

4443

4444

4445

4446

4447

4448

4449

4450

4451

4452

4453

4454

4455

4456

4457

4458

4459

4460

4461

4462

4463

4464

4465

4466

4467

4468

4469

4470

4471

4472

4473

4474

4475

4476

4477

4478

4479

4480

4481

4482

4483

4484

4485

4486

4487

4488

4489

4490

4491

4492

4493

4494

4495

4496

4497

4498

4499

4500

4501

4502

4503

4504

4505

4506

4507

4508

4509

4510

4511

4512

4513

4514

4515

4516

4517

4518

4519

4520

4521

4522

4523

4524

4525

4526

4527

4528

4529

4530

4531

4532

4533

4534

4535

4536

4537

4538

4539

4540

4541

4542

4543

4544

4545

4546

4547

4548

4549

4550

4551

4552

4553

4554

4555

4556

4557

4558

4559

4560

4561

4562

4563

4564

4565

4566

4567

4568

4569

4570

4571

4572

4573

4574

4575

4576

4577

4578

4579

4580

4581

4582

4583

4584

4585

4586

4587

4588

4589

4590

4591

4592

4593

4594

4595

4596

4597

4598

4599

4600

4601

4602

4603

4604

4605

4606

4607

4608

4609

4610

4611

4612

4613

4614

4615

4616

4617

4618

4619

4620

4621

4622

4623

4624

4625

4626

4627

4628

4629

4630

4631

4632

4633

4634

4635

4636

4637

4638

4639

4640

4641

4642

4643

4644

4645

4646

4647

4648

4649

4650

4651

4652

4653

4654

4655

4656

4657

4658

4659

4660

4661

4662

4663

4664

4665

4666

4667

4668

4669

4670

4671

4672

4673

4674

4675

4676

4677

4678

4679

4680

4681

4682

4683

4684

4685

4686

4687

4688

4689

4690

4691

4692

4693

4694

4695

4696

4697

4698

4699

4700

4701

4702

4703

4704

4705

4706

4707

4708

4709

4710

4711

4712

4713

4714

4715

4716

4717

4718

4719

4720

4721

4722

4723

4724

4725

4726

4727

4728

4729

4730

4731

4732

4733

4734

4735

4736

4737

4738

4739

4740

4741

4742

4743

4744

4745

4746

4747

4748

4749

4750

4751

4752

4753

4754

4755

4756

4757

4758

4759

4760

4761

4762

4763

4764

4765

4766

4767

4768

4769

4770

4771

4772

4773

4774

4775

4776

4777

4778

4779

4780

4781

4782

4783

4784

4785

4786

4787

4788

4789

4790

4791

4792

4793

4794

4795

4796

4797

4798

4799

4800

4801

4802

4803

4804

4805

4806

4807

4808

4809

4810

4811

4812

4813

4814

4815

4816

4817

4818

4819

4820

4821

4822

4823

4824

4825

4826

4827

4828

4829

4830

4831

4832

4833

4834

4835

4836

4837

4838

4839

4840

4841

4842

4843

4844

4845

4846

4847

4848

4849

4850

4851

4852

4853

4854

4855

4856

4857

4858

4859

4860

4861

4862

4863

4864

4865

4866

4867

4868

4869

4870

4871

4872

4873

4874

4875

4876

4877

4878

4879

4880

4881

4882

4883

4884

4885

4886

4887

4888

4889

4890

4891

4892

4893

4894

4895

4896

4897

4898

4899

4900

4901

4902

4903

4904

4905

4906

4907

4908

4909

4910

4911

4912

4913

4914

4915

4916

4917

4918

4919

4920

4921

4922

4923

4924

4925

4926

4927

4928

4929

4930

4931

4932

4933

4934

4935

4936

4937

4938

4939

4940

4941

4942

4943

4944

4945

4946

4947

4948

4949

4950

4951

4952

4953

4954

4955

4956

4957

4958

4959

4960

4961

4962

4963

4964

4965

4966

4967

4968

4969

4970

4971

4972

4973

4974

4975

4976

4977

4978

4979

4980

4981

4982

4983

4984

4985

4986

4987

4988

4989

4990

4991

4992

4993

4994

4995

4996

4997

4998

4999

5000

5001

5002

5003

5004

5005

5006

5007

5008

5009

5010

5011

5012

5013

5014

5015

5016

5017

5018

5019

5020

5021

5022

5023

5024

5025

5026

5027

5028

5029

5030

5031

5032

5033

5034

5035

5036

5037

5038

5039

5040

5041

5042

5043

5044

5045

5046

5047

5048

5049

5050

5051

5052

5053

5054

5055

5056

5057

5058

5059

5060

5061

5062

5063

5064

5065

5066

5067

5068

5069

5070

5071

5072

5073

5074

5075

5076

5077

5078

5079

5080

5081

5082

5083

5084

5085

5086

5087

5088

5089

5090

5091

5092

5093

5094

5095

5096

5097

5098

5099

5100

5101

5102

5103

5104

5105

5106

5107

5108

5109

5110

5111

5112

5113

5114

5115

5116

5117

5118

5119

5120

5121

5122

5123

5124

5125

5126

5127

5128

5129

5130

5131

5132

5133

5134

5135

5136

5137

5138

5139

5140

5141

5142

5143

5144

5145

5146

5147

5148

5149

5150

5151

5152

5153

5154

5155

5156

5157

5158

5159

5160

5161

5162

5163

5164

5165

5166

5167

5168

5169

5170

5171

5172

5173

5174

5175

5176

5177

5178

5179

5180

5181

5182

5183

5184

5185

5186

5187

5188

5189

5190

5191

5192

5193

5194

5195

5196

5197

5198

5199

5200

5201

5202

5203

5204

5205

5206

5207

5208

5209

5210

5211

5212

5213

5214

5215

5216

5217

5218

5219

5220

5221

5222

5223

5224

5225

5226

5227

5228

5229

5230

5231

5232

5233

5234

5235

5236

5237

5238

5239

5240

5241

5242

5243

5244

5245

5246

5247

5248

5249

5250

5251

5252

5253

5254

5255

5256

5257

5258

5259

5260

5261

5262

5263

5264

5265

5266

5267

5268

5269

5270

5271

5272

5273

5274

5275

5276

5277

5278

5279

5280

5281

5282

5283

5284

5285

5286

5287

5288

5289

5290

5291

5292

5293

5294

5295

5296

5297

5298

5299

5300

5301

5302

5303

5304

5305

5306

5307

5308

5309

5310

5311

5312

5313

5314

5315

5316

5317

5318

5319

5320

5321

5322

5323

5324

5325

5326

5327

5328

5329

5330

5331

5332

5333

5334

5335

5336

5337

5338

5339

5340

5341

5342

5343

5344

5345

5346

5347

5348

5349

5350

5351

5352

5353

5354

5355

5356

5357

5358

5359

5360

5361

5362

5363

5364

5365

5366

5367

5368

5369

5370

5371

5372

5373

5374

5375

5376

5377

5378

5379

5380

5381

5382

5383

5384

5385

5386

5387

5388

5389

5390

5391

5392

5393

5394

5395

5396

5397

5398

5399

5400

5401

5402

5403

5404

5405

5406

5407

5408

5409

5410

5411

5412

5413

5414

5415

5416

5417

5418

5419

5420

5421

5422

5423

5424

5425

5426

5427

5428

5429

5430

5431

5432

5433

5434

5435

5436

5437

5438

5439

5440

5441

5442

5443

5444

5445

5446

5447

5448

5449

5450

5451

5452

5453

5454

5455

5456

5457

5458

5459

5460

5461

5462

5463

5464

5465

5466

5467

5468

5469

5470

5471

5472

5473

5474

5475

5476

5477

5478

5479

5480

5481

5482

5483

5484

5485

5486

5487

5488

5489

5490

5491

5492

5493

5494

5495

5496

5497

5498

5499

5500

5501

5502

5503

5504

5505

5506

5507

5508

5509

5510

5511

5512

5513

5514

5515

5516

5517

5518

5519

5520

5521

5522

5523

5524

5525

5526

5527

5528

5529

5530

5531

5532

5533

5534

5535

5536

5537

5538

5539

5540

5541

5542

5543

5544

5545

5546

5547

5548

5549

5550

5551

5552

5553

5554

5555

5556

5557

5558

5559

5560

5561

5562

5563

5564

5565

5566

5567

5568

5569

5570

5571

5572

5573

5574

5575

5576

5577

5578

5579

5580

5581

5582

5583

5584

5585

5586

5587

5588

5589

5590

5591

5592

5593

5594

5595

5596

5597

5598

5599

5600

5601

5602

5603

5604

5605

5606

5607

5608

5609

5610

5611

5612

5613

5614

5615

5616

5617

5618

5619

5620

5621

5622

5623

5624

5625

5626

5627

5628

5629

5630

5631

5632

5633

5634

5635

5636

5637

5638

5639

5640

5641

5642

5643

5644

5645

5646

5647

5648

5649

5650

5651

5652

5653

5654

5655

5656

5657

5658

5659

5660

5661

5662

5663

5664

5665

5666

5667

5668

5669

5670

5671

5672

5673

5674

5675

5676

5677

5678

5679

5680

5681

5682

5683

5684

5685

5686

5687

5688

5689

5690

5691

5692

5693

5694

5695

5696

5697

5698

5699

5700

5701

5702

5703

5704

5705

5706

5707

5708

5709

5710

5711

5712

5713

5714

5715

5716

5717

5718

5719

5720

5721

5722

5723

5724

5725

5726

5727

5728

5729

5730

5731

5732

5733

5734

5735

5736

5737

5738

5739

5740

5741

5742

5743

5744

5745

5746

5747

5748

5749

5750

5751

5752

5753

5754

5755

5756

5757

5758

5759

5760

5761

5762

5763

5764

5765

5766

5767

5768

5769

5770

5771

5772

5773

5774

5775

5776

5777

5778

5779

5780

5781

5782

5783

5784

5785

5786

5787

5788

5789

5790

5791

5792

5793

5794

5795

5796

5797

5798

5799

5800

5801

5802

5803

5804

5805

5806

5807

5808

5809

5810

5811

5812

5813

5814

5815

5816

5817

5818

5819

5820

5821

5822

5823

5824

5825

5826

5827

5828

5829

5830

5831

5832

5833

5834

5835

5836

5837

5838

5839

5840

5841

5842

5843

5844

5845

5846

5847

5848

5849

5850

5851

5852

5853

5854

5855

5856

5857

5858

5859

5860

5861

5862

5863

5864

5865

5866

5867

5868

5869

5870

5871

5872

5873

5874

5875

5876

5877

5878

5879

5880

5881

5882

5883

5884

5885

5886

5887

5888

5889

5890

5891

5892

5893

5894

5895

5896

5897

5898

5899

5900

5901

5902

5903

5904

5905

5906

5907

5908

5909

5910

5911

5912

5913

5914

5915

5916

5917

5918

5919

5920

5921

5922

5923

5924

5925

5926

5927

5928

5929

5930

5931

5932

5933

5934

5935

5936

5937

5938

5939

5940

5941

5942

5943

5944

5945

5946

5947

5948

5949

5950

5951

5952

5953

5954

5955

5956

5957

5958

5959

5960

5961

5962

5963

5964

5965

5966

5967

5968

5969

5970

5971

5972

5973

5974

5975

5976

5977

5978

5979

5980

5981

5982

5983

5984

5985

5986

5987

5988

5989

5990

5991

5992

5993

5994

5995

5996

5997

5998

5999

6000

6001

6002

6003

6004

6005

6006

6007

6008

6009

6010

6011

6012

6013

6014

6015

6016

6017

6018

6019

6020

6021

6022

6023

6024

6025

6026

6027

6028

6029

6030

6031

6032

6033

6034

6035

6036

6037

6038

6039

6040

6041

6042

6043

6044

6045

6046

6047

6048

6049

6050

6051

6052

6053

6054

6055

6056

6057

6058

6059

6060

6061

6062

6063

6064

6065

6066

6067

6068

6069

6070

6071

6072

6073

6074

6075

6076

6077

6078

6079

6080

6081

6082

6083

6084

6085

6086

6087

6088

6089

6090

6091

6092

6093

6094

6095

6096

6097

6098

6099

6100

6101

6102

6103

6104

6105

6106

6107

6108

6109

6110

6111

6112

6113

6114

6115

6116

6117

6118

6119

6120

6121

6122

6123

6124

6125

6126

6127

6128

6129

6130

6131

6132

6133

6134

6135

6136

6137

6138

6139

6140

6141

6142

6143

6144

6145

6146

6147

6148

6149

6150

6151

6152

6153

6154

6155

6156

6157

6158

6159

6160

6161

6162

6163

6164

6165

6166

6167

6168

6169

6170

6171

6172

6173

6174

6175

6176

6177

6178

6179

6180

6181

6182

6183

6184

6185

6186

6187

6188

6189

6190

6191

6192

6193

6194

6195

6196

6197

6198

6199

6200

6201

6202

6203

6204

6205

6206

6207

6208

6209

6210

6211

6212

6213

6214

6215

6216

6217

6218

6219

6220

6221

6222

6223

6224

6225

6226

6227

6228

6229

6230

6231

6232

6233

6234

6235

6236

6237

6238

6239

6240

6241

6242

6243

6244

6245

6246

6247

6248

6249

6250

6251

6252

6253

6254

6255

6256

6257

6258

6259

6260

6261

6262

6263

6264

6265

6266

6267

6268

6269

6270

6271

6272

6273

6274

6275

6276

6277

6278

6279

6280

6281

6282

6283

6284

6285

6286

6287

6288

6289

6290

6291

6292

6293

6294

6295

6296

6297

6298

6299

6300

6301

6302

6303

6304

6305

6306

6307

6308

6309

6310

6311

6312

6313

6314

6315

6316

6317

6318

6319

6320

6321

6322

6323

6324

6325

6326

6327

6328

6329

6330

6331

6332

6333

6334

6335

6336

6337

6338

6339

6340

6341

6342

6343

6344

6345

6346

6347

6348

6349

6350

6351

6352

6353

6354

6355

6356

6357

6358

6359

6360

6361

6362

6363

6364

6365

6366

6367

6368

6369

6370

6371

6372

6373

6374

6375

6376

6377

6378

6379

6380

6381

6382

6383

6384

6385

6386

6387

6388

6389

6390

6391

6392

6393

6394

6395

6396

6397

6398

6399

6400

6401

6402

6403

6404

6405

6406

6407

6408

6409

6410

6411

6412

6413

6414

6415

6416

6417

6418

6419

6420

6421

6422

6423

6424

6425

6426

6427

6428

6429

6430

6431

6432

6433

6434

6435

6436

6437

6438

6439

6440

6441

6442

6443

6444

6445

6446

6447

6448

6449

6450

6451

6452

6453

6454

6455

6456

6457

6458

6459

6460

6461

6462

6463

6464

6465

6466

6467

6468

6469

6470

6471

6472

6473

6474

6475

6476

6477

6478

6479

6480

6481

6482

6483

6484

6485

6486

6487

6488

6489

6490

6491

6492

6493

6494

6495

6496

6497

6498

6499

6500

6501

6502

6503

6504

6505

6506

6507

6508

6509

6510

6511

6512

6513

6514

6515

6516

6517

6518

6519

6520

6521

6522

6523

6524

6525

6526

6527

6528

6529

6530

6531

6532

6533

6534

6535

6536

6537

6538

6539

6540

6541

6542

6543

6544

6545

6546

6547

6548

6549

6550

6551

6552

6553

6554

6555

6556

6557

6558

6559

6560

6561

6562

6563

6564

6565

6566

6567

6568

6569

6570

6571

6572

6573

6574

6575

6576

6577

6578

6579

6580

6581

6582

6583

6584

6585

6586

6587

6588

6589

6590

6591

6592

6593

6594

6595

6596

6597

6598

6599

6600

6601

6602

6603

6604

6605

6606

6607

6608

6609

6610

6611

6612

6613

6614

6615

6616

6617

6618

6619

6620

6621

6622

6623

6624

6625

6626

6627

6628

6629

6630

6631

6632

6633

6634

6635

6636

6637

6638

6639

6640

6641

6642

6643

6644

6645

6646

6647

6648

6649

6650

6651

6652

6653

6654

6655

6656

6657

6658

6659

6660

6661

6662

6663

6664

6665

6666

6667

6668

6669

6670

6671

6672

6673

6674

6675

6676

6677

6678

6679

6680

6681

6682

6683

6684

6685

6686

6687

6688

6689

6690

6691

6692

6693

6694

6695

6696

6697

6698

6699

6700

6701

6702

6703

6704

6705

6706

6707

6708

6709

6710

6711

6712

6713

6714

6715

6716

6717

6718

6719

6720

6721

6722

6723

6724

6725

6726

6727

6728

6729

6730

6731

6732

6733

6734

6735

6736

6737

6738

6739

6740

6741

6742

6743

6744

6745

6746

6747

6748

6749

6750

6751

6752

6753

6754

6755

6756

6757

6758

6759

6760

6761

6762

6763

6764

6765

6766

6767

6768

6769

6770

6771

6772

6773

6774

6775

6776

6777

6778

6779

6780

6781

6782

6783

6784

6785

6786

6787

6788

6789

6790

6791

6792

6793

6794

6795

6796

6797

6798

6799

6800

6801

6802

6803

6804

6805

6806

6807

6808

6809

6810

6811

6812

6813

6814

6815

6816

6817

6818

6819

6820

6821

6822

6823

6824

6825

6826

6827

6828

6829

6830

6831

6832

6833

6834

6835

6836

6837

6838

6839

6840

6841

6842

6843

6844

6845

6846

6847

6848

6849

6850

6851

6852

6853

6854

6855

6856

6857

6858

6859

6860

6861

6862

6863

6864

6865

6866

6867

6868

6869

6870

6871

6872

6873

6874

6875

6876

6877

6878

6879

6880

6881

6882

6883

6884

6885

6886

6887

6888

6889

6890

6891

6892

6893

6894

6895

6896

6897

6898

6899

6900

6901

6902

6903

6904

6905

6906

6907

6908

6909

6910

6911

6912

6913

6914

6915

6916

6917

6918

6919

6920

6921

6922

6923

6924

6925

6926

6927

6928

6929

6930

6931

6932

6933

6934

6935

6936

6937

6938

6939

6940

6941

6942

6943

6944

6945

6946

6947

6948

6949

6950

6951

6952

6953

6954

6955

6956

6957

6958

6959

6960

6961

6962

6963

6964

6965

6966

6967

6968

6969

6970

6971

6972

6973

6974

6975

6976

6977

6978

6979

6980

6981

6982

6983

6984

6985

6986

6987

6988

6989

6990

6991

6992

6993

6994

6995

6996

6997

6998

6999

7000

7001

7002

7003

7004

7005

7006

7007

7008

7009

7010

7011

7012

7013

7014

7015

7016

7017

7018

7019

7020

7021

7022

7023

7024

7025

7026

7027

7028

7029

7030

7031

7032

7033

7034

7035

7036

7037

7038

7039

7040

7041

7042

7043

7044

7045

7046

7047

7048

7049

7050

7051

7052

7053

7054

7055

7056

7057

7058

7059

7060

7061

7062

7063

7064

7065

7066

7067

7068

7069

7070

7071

7072

7073

7074

7075

7076

7077

7078

7079

7080

7081

7082

7083

7084

7085

7086

7087

7088

7089

7090

7091

7092

7093

7094

7095

7096

7097

7098

7099

7100

7101

7102

7103

7104

7105

7106

7107

7108

7109

7110

7111

7112

7113

7114

7115

7116

7117

7118

7119

7120

7121

7122

7123

7124

7125

7126

7127

7128

7129

7130

7131

7132

7133

7134

7135

7136

7137

7138

7139

7140

7141

7142

7143

7144

7145

7146

7147

7148

7149

7150

7151

7152

7153

7154

7155

7156

7157

7158

7159

7160

7161

7162

7163

7164

7165

7166

7167

7168

7169

7170

7171

7172

7173

7174

7175

7176

7177

7178

7179

7180

7181

7182

7183

7184

7185

7186

7187

7188

7189

7190

7191

7192

7193

7194

7195

7196

7197

7198

7199

7200

7201

7202

7203

7204

7205

7206

7207

7208

7209

7210

7211

7212

7213

7214

7215

7216

7217

7218

7219

7220

7221

7222

7223

7224

7225

7226

7227

7228

7229

7230

7231

7232

7233

7234

7235

7236

7237

7238

7239

7240

7241

7242

7243

7244

7245

7246

7247

7248

7249

7250

7251

7252

7253

7254

7255

7256

7257

7258

7259

7260

7261

7262

7263

7264

7265

7266

7267

7268

7269

7270

7271

7272

7273

7274

7275

7276

7277

7278

7279

7280

7281

7282

7283

7284

7285

7286

7287

7288

7289

7290

7291

7292

7293

7294

7295

7296

7297

7298

7299

7300

7301

7302

7303

7304

7305

7306

7307

7308

7309

7310

7311

7312

7313

7314

7315

7316

7317

7318

7319

7320

7321

7322

7323

7324

7325

7326

7327

7328

7329

7330

7331

7332

7333

7334

7335

7336

7337

7338

7339

7340

7341

7342

7343

7344

7345

7346

7347

7348

7349

7350

7351

7352

7353

7354

7355

7356

7357

7358

7359

7360

7361

7362

7363

7364

7365

7366

7367

7368

7369

7370

7371

7372

7373

7374

7375

7376

7377

7378

7379

7380

7381

7382

7383

7384

7385

7386

7387

7388

7389

7390

7391

7392

7393

7394

7395

7396

7397

7398

7399

7400

7401

7402

7403

7404

7405

7406

7407

7408

7409

7410

7411

7412

7413

7414

7415

7416

7417

7418

7419

7420

7421

7422

7423

7424

7425

7426

7427

7428

7429

7430

7431

7432

7433

7434

7435

7436

7437

7438

7439

7440

7441

7442

7443

7444

7445

7446

7447

7448

7449

7450

7451

7452

7453

7454

7455

7456

7457

7458

7459

7460

7461

7462

7463

7464

7465

7466

7467

7468

7469

7470

7471

7472

7473

7474

7475

7476

7477

7478

7479

7480

7481

7482

7483

7484

7485

7486

7487

7488

7489

7490

7491

7492

7493

7494

7495

7496

7497

7498

7499

7500

7501

7502

7503

7504

7505

7506

7507

7508

7509

7510

7511

7512

7513

7514

7515

7516

7517

7518

7519

7520

7521

7522

7523

7524

7525

7526

7527

7528

7529

7530

7531

7532

7533

7534

7535

7536

7537

7538

7539

7540

7541

7542

7543

7544

7545

7546

7547

7548

7549

7550

7551

7552

7553

7554

7555

7556

7557

7558

7559

7560

7561

7562

7563

7564

7565

7566

7567

7568

7569

7570

7571

7572

7573

7574

7575

7576

7577

7578

7579

7580

7581

7582

7583

7584

7585

7586

7587

7588

7589

7590

7591

7592

7593

7594

7595

7596

7597

7598

7599

7600

7601

7602

7603

7604

7605

7606

7607

7608

7609

7610

7611

7612

7613

7614

7615

7616

7617

7618

7619

7620

7621

7622

7623

7624

7625

7626

7627

7628

7629

7630

7631

7632

7633

7634

7635

7636

7637

7638

7639

7640

7641

7642

7643

7644

7645

7646

7647

7648

7649

7650

7651

7652

7653

7654

7655

7656

7657

7658

7659

7660

7661

7662

7663

7664

7665

7666

7667

7668

7669

7670

7671

7672

7673

7674

7675

7676

7677

7678

7679

7680

7681

7682

7683

7684

7685

7686

7687

7688

7689

7690

7691

7692

7693

7694

7695

7696

7697

7698

7699

7700

7701

7702

7703

7704

7705

7706

7707

7708

7709

7710

7711

7712

7713

7714

7715

7716

7717

7718

7719

7720

7721

7722

7723

7724

7725

7726

7727

7728

7729

7730

7731

7732

7733

7734

7735

7736

7737

7738

7739

7740

7741

7742

7743

7744

7745

7746

7747

7748

7749

7750

7751

7752

7753

7754

7755

7756

7757

7758

7759

7760

7761

7762

7763

7764

7765

7766

7767

7768

7769

7770

7771

7772

7773

7774

7775

7776

7777

7778

7779

7780

7781

7782

7783

7784

7785

7786

7787

7788

7789

7790

7791

7792

7793

7794

7795

7796

7797

7798

7799

7800

7801

7802

7803

7804

7805

7806

7807

7808

7809

7810

7811

7812

7813

7814

7815

7816

7817

7818

7819

7820

7821

7822

7823

7824

7825

7826

7827

7828

7829

7830

7831

7832

7833

7834

7835

7836

7837

7838

7839

7840

7841

7842

7843

7844

7845

7846

7847

7848

7849

7850

7851

7852

7853

7854

7855

7856

7857

7858

7859

7860

7861

7862

7863

7864

7865

7866

7867

7868

7869

7870

7871

7872

7873

7874

7875

7876

7877

7878

7879

7880

7881

7882

7883

7884

7885

7886

7887

7888

7889

7890

7891

7892

7893

7894

7895

7896

7897

7898

7899

7900

7901

7902

7903

7904

7905

7906

7907

7908

7909

7910

7911

7912

7913

7914

7915

7916

7917

7918

7919

7920

7921

7922

7923

7924

7925

7926

7927

7928

7929

7930

7931

7932

7933

7934

7935

7936

7937

7938

7939

7940

7941

7942

7943

7944

7945

7946

7947

7948

7949

7950

7951

7952

7953

7954

7955

7956

7957

7958

7959

7960

7961

7962

7963

7964

7965

7966

7967

7968

7969

7970

7971

7972

7973

7974

7975

7976

7977

7978

7979

7980

7981

7982

7983

7984

7985

7986

7987

7988

7989

7990

7991

7992

7993

7994

7995

7996

7997

7998

7999

8000

8001

8002

8003

8004

8005

8006

8007

8008

8009

8010

8011

8012

8013

8014

8015

8016

8017

8018

8019

8020

8021

8022

8023

8024

8025

8026

8027

8028

8029

8030

8031

8032

8033

8034

8035

8036

8037

8038

8039

8040

8041

8042

8043

8044

8045

8046

8047

8048

8049

8050

8051

8052

8053

8054

8055

8056

8057

8058

8059

8060

8061

8062

8063

8064

8065

8066

8067

8068

8069

8070

8071

8072

8073

8074

8075

8076

8077

8078

8079

8080

8081

8082

8083

8084

8085

8086

8087

8088

8089

8090

8091

8092

8093

8094

8095

8096

8097

8098

8099

8100

8101

8102

8103

8104

8105

8106

8107

8108

8109

8110

8111

8112

8113

8114

8115

8116

8117

8118

8119

8120

8121

8122

8123

8124

8125

8126

8127

8128

8129

8130

8131

8132

8133

8134

8135

8136

8137

8138

8139

8140

8141

8142

8143

8144

8145

8146

8147

8148

8149

8150

8151

8152

8153

8154

8155

8156

8157

8158

8159

8160

8161

8162

8163

8164

8165

8166

8167

8168

8169

8170

8171

8172

8173

8174

8175

8176

8177

8178

8179

8180

8181

8182

8183

8184

8185

8186

8187

8188

8189

8190

8191

8192

8193

8194

8195

8196

8197

8198

8199

8200

8201

8202

8203

8204

8205

8206

8207

8208

8209

8210

8211

8212

8213

8214

8215

8216

8217

8218

8219

8220

8221

8222

8223

8224

8225

8226

8227

8228

8229

8230

8231

8232

8233

8234

8235

8236

8237

8238

8239

8240

8241

8242

8243

8244

8245

8246

8247

8248

8249

8250

8251

8252

8253

8254

8255

8256

8257

8258

8259

8260

8261

8262

8263

8264

8265

8266

8267

8268

8269

8270

8271

8272

8273

8274

8275

8276

8277

8278

8279

8280

8281

8282

8283

8284

8285

8286

8287

8288

8289

8290

8291

8292

8293

8294

8295

8296

8297

8298

8299

8300

8301

8302

8303

8304

8305

8306

8307

8308

8309

8310

8311

8312

8313

8314

8315

8316

8317

8318

8319

8320

8321

8322

8323

8324

8325

8326

8327

8328

8329

8330

8331

8332

8333

8334

8335

8336

8337

8338

8339

8340

8341

8342

8343

8344

8345

8346

8347

8348

8349

8350

8351

8352

8353

8354

8355

8356

8357

8358

8359

8360

8361

8362

8363

8364

8365

8366

8367

8368

8369

8370

8371

8372

8373

8374

8375

8376

8377

8378

8379

8380

8381

8382

8383

8384

8385

8386

8387

8388

8389

8390

8391

8392

8393

8394

8395

8396

8397

8398

8399

8400

8401

8402

8403

8404

8405

8406

8407

8408

8409

8410

8411

8412

8413

8414

8415

8416

8417

8418

8419

8420

8421

8422

8423

8424

8425

8426

8427

8428

8429

8430

8431

8432

8433

8434

8435

8436

8437

8438

8439

8440

8441

8442

8443

8444

8445

8446

8447

8448

8449

8450

8451

8452

8453

8454

8455

8456

8457

8458

8459

8460

8461

8462

8463

8464

8465

8466

8467

8468

8469

8470

8471

8472

8473

8474

8475

8476

8477

8478

8479

8480

8481

8482

8483

8484

8485

8486

8487

8488

8489

8490

8491

8492

8493

8494

8495

8496

8497

8498

8499

8500

8501

8502

8503

8504

8505

8506

8507

8508

8509

8510

8511

8512

8513

8514

8515

8516

8517

8518

8519

8520

8521

8522

8523

8524

8525

8526

8527

8528

8529

8530

8531

8532

8533

8534

8535

8536

8537

8538

8539

8540

8541

8542

8543

8544

8545

8546

8547

8548

8549

8550

8551

8552

8553

8554

8555

8556

8557

8558

8559

8560

8561

8562

8563

8564

8565

8566

8567

8568

8569

8570

8571

8572

8573

8574

8575

8576

8577

8578

8579

8580

8581

8582

8583

8584

8585

8586

8587

8588

8589

8590

8591

8592

8593

8594

8595

8596

8597

8598

8599

8600

8601

8602

8603

8604

8605

8606

8607

8608

8609

8610

8611

8612

8613

8614

8615

8616

8617

8618

8619

8620

8621

8622

8623

8624

8625

8626

8627

8628

8629

8630

8631

8632

8633

8634

8635

8636

8637

8638

8639

8640

8641

8642

8643

8644

8645

8646

8647

8648

8649

8650

8651

8652

8653

8654

8655

8656

8657

8658

8659

8660

8661

8662

8663

8664

8665

8666

8667

8668

8669

8670

8671

8672

8673

8674

8675

8676

8677

8678

8679

8680

8681

8682

8683

8684

8685

8686

8687

8688

8689

8690

8691

8692

8693

8694

8695

8696

8697

8698

8699

8700

8701

8702

8703

8704

8705

8706

8707

8708

8709

8710

8711

8712

8713

8714

8715

8716

8717

8718

8719

8720

8721

8722

8723

8724

8725

8726

8727

8728

8729

8730

8731

8732

8733

8734

8735

8736

8737

8738

8739

8740

8741

8742

8743

8744

8745

8746

8747

8748

8749

8750

8751

8752

8753

8754

8755

8756

8757

8758

8759

8760

8761

8762

8763

8764

8765

8766

8767

8768

8769

8770

8771

8772

8773

8774

8775

8776

8777

8778

8779

8780

8781

8782

8783

8784

8785

8786

8787

8788

8789

8790

8791

8792

8793

8794

8795

8796

8797

8798

8799

8800

8801

8802

8803

8804

8805

8806

8807

8808

8809

8810

8811

8812

8813

8814

8815

8816

8817

8818

8819

8820

8821

8822

8823

8824

8825

8826

8827

8828

8829

8830

8831

8832

8833

8834

8835

8836

8837

8838

8839

8840

8841

8842

8843

8844

8845

8846

8847

8848

8849

8850

8851

8852

8853

8854

8855

8856

8857

8858

8859

8860

8861

8862

8863

8864

8865

8866

8867

8868

8869

8870

8871

8872

8873

8874

8875

8876

8877

8878

8879

8880

8881

8882

8883

8884

8885

8886

8887

8888

8889

8890

8891

8892

8893

8894

8895

8896

8897

8898

8899

8900

8901

8902

8903

8904

8905

8906

8907

8908

8909

8910

8911

8912

8913

8914

8915

8916

8917

8918

8919

8920

8921

8922

8923

8924

8925

8926

8927

8928

8929

8930

8931

8932

8933

8934

8935

8936

8937

8938

8939

8940

8941

8942

8943

8944

8945

8946

8947

8948

8949

8950

8951

8952

8953

8954

8955

8956

8957

8958

8959

8960

8961

8962

8963

8964

8965

8966

8967

8968

8969

8970

8971

8972

8973

8974

8975

8976

8977

8978

8979

8980

8981

8982

8983

8984

8985

8986

8987

8988

8989

8990

8991

8992

8993

8994

8995

8996

8997

8998

8999

9000

9001

9002

9003

9004

9005

9006

9007

9008

9009

9010

9011

9012

9013

9014

9015

9016

9017

9018

9019

9020

9021

9022

9023

9024

9025

9026

9027

9028

9029

9030

9031

9032

9033

9034

9035

9036

9037

9038

9039

9040

9041

9042

9043

9044

9045

9046

9047

9048

9049

9050

9051

9052

9053

9054

9055

9056

9057

9058

9059

9060

9061

9062

9063

9064

9065

9066

9067

9068

9069

9070

9071

9072

9073

9074

9075

9076

9077

9078

9079

9080

9081

9082

9083

9084

9085

9086

9087

9088

9089

9090

9091

9092

9093

9094

9095

9096

9097

9098

9099

9100

9101

9102

9103

9104

9105

9106

9107

9108

9109

9110

9111

9112

9113

9114

9115

9116

9117

9118

9119

9120

9121

9122

9123

9124

9125

9126

9127

9128

9129

9130

9131

9132

9133

9134

9135

9136

9137

9138

9139

9140

9141

9142

9143

9144

9145

9146

9147

9148

9149

9150

9151

9152

9153

9154

9155

9156

9157

9158

9159

9160

9161

9162

9163

9164

9165

9166

9167

9168

9169

9170

9171

9172

9173

9174

9175

9176

9177

9178

9179

9180

9181

9182

9183

9184

9185

9186

9187

9188

9189

9190

9191

9192

9193

9194

9195

9196

9197

9198

9199

9200

9201

9202

9203

9204

9205

9206

9207

9208

9209

9210

9211

9212

9213

9214

9215

9216

9217

9218

9219

9220

9221

9222

9223

9224

9225

9226

9227

9228

9229

9230

9231

9232

9233

9234

9235

9236

9237

9238

9239

9240

9241

9242

9243

9244

9245

9246

9247

9248

9249

9250

9251

9252

9253

9254

9255

9256

9257

9258

9259

9260

9261

9262

9263

9264

9265

9266

9267

9268

9269

9270

9271

9272

9273

9274

9275

9276

9277

9278

9279

9280

9281

9282

9283

9284

9285

9286

9287

9288

9289

9290

9291

9292

9293

9294

9295

9296

9297

9298

9299

9300

9301

9302

9303

9304

9305

9306

9307

9308

9309

9310

9311

9312

9313

9314

9315

9316

9317

9318

9319

9320

9321

9322

9323

9324

9325

9326

9327

9328

9329

9330

9331

9332

9333

9334

9335

9336

9337

9338

9339

9340

9341

9342

9343

9344

9345

9346

9347

9348

9349

9350

9351

9352

9353

9354

9355

9356

9357

9358

9359

9360

9361

9362

9363

9364

9365

9366

9367

9368

9369

9370

9371

9372

9373

9374

9375

9376

9377

9378

9379

9380

9381

9382

9383

9384

9385

9386

9387

9388

9389

9390

9391

9392

9393

9394

9395

9396

9397

9398

9399

9400

9401

9402

9403

9404

9405

9406

9407

9408

9409

9410

9411

9412

9413

9414

9415

9416

9417

9418

9419

9420

9421

9422

9423

9424

9425

9426

9427

9428

9429

9430

9431

9432

9433

9434

9435

9436

9437

9438

9439

9440

9441

9442

9443

9444

9445

9446

9447

9448

9449

9450

9451

9452

9453

9454

9455

9456

9457

9458

9459

9460

9461

9462

9463

9464

9465

9466

9467

9468

9469

9470

9471

9472

9473

9474

9475

9476

9477

9478

9479

9480

9481

9482

9483

9484

9485

9486

9487

9488

9489

9490

9491

9492

9493

9494

9495

9496

9497

9498

9499

9500

9501

9502

9503

9504

9505

9506

9507

9508

9509

9510

9511

9512

9513

9514

9515

9516

9517

9518

9519

9520

9521

9522

9523

9524

9525

9526

9527

9528

9529

9530

9531

9532

9533

9534

9535

9536

9537

9538

9539

9540

9541

9542

9543

9544

9545

9546

9547

9548

9549

9550

9551

9552

9553

9554

9555

9556

9557

9558

9559

9560

9561

9562

9563

9564

9565

9566

9567

9568

9569

9570

9571

9572

9573

9574

9575

9576

9577

9578

9579

9580

9581

9582

9583

9584

9585

9586

9587

9588

9589

9590

9591

9592

9593

9594

9595

9596

9597

9598

9599

9600

9601

9602

9603

9604

9605

9606

9607

9608

9609

9610

9611

9612

9613

9614

9615

9616

9617

9618

9619

9620

9621

9622

9623

9624

9625

9626

9627

9628

9629

9630

9631

9632

9633

9634

9635

9636

9637

9638

9639

9640

9641

9642

9643

9644

9645

9646

9647

9648

9649

9650

9651

9652

9653

9654

9655

9656

9657

9658

9659

9660

9661

9662

9663

9664

9665

9666

9667

9668

9669

9670

9671

9672

9673

9674

9675

9676

9677

9678

9679

9680

9681

9682

9683

9684

9685

9686

9687

9688

9689

9690

9691

9692

9693

9694

9695

9696

9697

9698

9699

9700

9701

9702

9703

9704

9705

9706

9707

9708

9709

9710

9711

9712

9713

9714

9715

9716

9717

9718

9719

9720

9721

9722

9723

9724

9725

9726

9727

9728

9729

9730

9731

9732

9733

9734

9735

9736

9737

9738

9739

9740

9741

9742

9743

9744

9745

9746

9747

9748

9749

9750

9751

9752

9753

9754

9755

9756

9757

9758

9759

9760

9761

9762

9763

9764

9765

9766

9767

9768

9769

9770

9771

9772

9773

9774

9775

9776

9777

9778

9779

9780

9781

9782

9783

9784

9785

9786

9787

9788

9789

9790

9791

9792

9793

9794

9795

9796

9797

9798

9799

9800

9801

9802

9803

9804

9805

9806

9807

9808

9809

9810

9811

9812

9813

9814

9815

9816

9817

9818

9819

9820

9821

9822

9823

9824

9825

9826

9827

9828

9829

9830

9831

9832

9833

9834

9835

9836

9837

9838

9839

9840

9841

9842

9843

9844

9845

9846

9847

9848

9849

9850

9851

9852

9853

9854

9855

9856

9857

9858

9859

9860

9861

9862

9863

9864

9865

9866

9867

9868

9869

9870

9871

9872

9873

9874

9875

9876

9877

9878

9879

9880

9881

9882

9883

9884

9885

9886

9887

9888

9889

9890

9891

9892

9893

9894

9895

9896

9897

9898

9899

9900

9901

9902

9903

9904

9905

9906

9907

9908

9909

9910

9911

9912

9913

9914

9915

9916

9917

9918

9919

9920

9921

9922

9923

9924

9925

9926

9927

9928

9929

9930

9931

9932

9933

9934

9935

9936

9937

9938

9939

9940

9941

9942

9943

9944

9945

9946

9947

9948

9949

9950

9951

9952

9953

9954

9955

9956

9957

9958

9959

9960

9961

9962

9963

9964

9965

9966

9967

9968

9969

9970

9971

9972

9973

9974

9975

9976

9977

9978

9979

9980

9981

9982

9983

9984

9985

9986

9987

9988

9989

9990

9991

9992

9993

9994

9995

9996

9997

9998

9999

10000

10001

10002

10003

10004

10005

10006

10007

10008

10009

10010

10011

10012

10013

10014

10015

10016

10017

10018

10019

10020

10021

10022

10023

10024

10025

10026

10027

10028

10029

10030

10031

10032

10033

10034

10035

10036

10037

10038

10039

10040

10041

10042

10043

10044

10045

10046

10047

10048

10049

10050

10051

10052

10053

10054

10055

10056

10057

10058

10059

10060

10061

10062

10063

10064

10065

10066

10067

10068

10069

10070

10071

10072

10073

10074

10075

10076

10077

10078

10079

10080

10081

10082

10083

10084

10085

10086

10087

10088

10089

10090

10091

10092

10093

10094

10095

10096

10097

10098

10099

10100

10101

10102

10103

10104

10105

10106

10107

10108

10109

10110

10111

10112

10113

10114

10115

10116

10117

10118

10119

10120

10121

10122

10123

10124

10125

10126

10127

10128

10129

10130

10131

10132

10133

10134

10135

10136

10137

10138

10139

10140

10141

10142

10143

10144

10145

10146

10147

10148

10149

10150

10151

10152

10153

10154

10155

10156

10157

10158

10159

10160

10161

10162

10163

10164

10165

10166

10167

10168

10169

10170

10171

10172

10173

10174

10175

10176

10177

10178

10179

10180

10181

10182

10183

10184

10185

10186

10187

10188

10189

10190

10191

10192

10193

10194

10195

10196

10197

10198

10199

10200

10201

10202

10203

10204

10205

10206

10207

10208

10209

10210

10211

10212

10213

10214

10215

10216

10217

10218

10219

10220

10221

10222

10223

10224

10225

10226

10227

10228

10229

10230

10231

10232

10233

10234

10235

10236

10237

10238

10239

10240

10241

10242

10243

10244

10245

10246

10247

10248

10249

10250

10251

10252

10253

10254

10255

10256

10257

10258

10259

10260

10261

10262

10263

10264

10265

10266

10267

10268

10269

10270

10271

10272

10273

10274

10275

10276

10277

10278

10279

10280

10281

10282

10283

10284

10285

10286

10287

10288

10289

10290

10291

10292

10293

10294

10295

10296

10297

10298

10299

10300

10301

10302

10303

10304

10305

10306

10307

10308

10309

10310

10311

10312

10313

10314

10315

10316

10317

10318

10319

10320

10321

10322

10323

10324

10325

10326

10327

10328

10329

10330

10331

10332

10333

10334

10335

10336

10337

10338

10339

10340

10341

10342

10343

10344

10345

10346

10347

10348

10349

10350

10351

10352

10353

10354

10355

10356

10357

10358

10359

10360

10361

10362

10363

10364

10365

10366

10367

10368

10369

10370

10371

10372

10373

10374

10375

10376

10377

10378

10379

10380

10381

10382

10383

10384

10385

10386

10387

10388

10389

10390

10391

10392

10393

10394

10395

10396

10397

10398

10399

10400

10401

10402

10403

10404

10405

10406

10407

10408

10409

10410

10411

10412

10413

10414

10415

10416

10417

10418

10419

10420

10421

10422

10423

10424

10425

10426

10427

10428

10429

10430

10431

10432

10433

10434

10435

10436

10437

10438

10439

10440

10441

10442

10443

10444

10445

10446

10447

10448

10449

10450

10451

10452

10453

10454

10455

10456

10457

10458

10459

10460

10461

10462

10463

10464

10465

10466

10467

10468

10469

10470

10471

10472

10473

10474

10475

10476

10477

10478

10479

10480

10481

10482

10483

10484

10485

10486

10487

10488

10489

10490

10491

10492

10493

10494

10495

10496

10497

10498

10499

10500

10501

10502

10503

10504

10505

10506

10507

10508

10509

10510

10511

10512

10513

10514

10515

10516

10517

10518

10519

10520

10521

10522

10523

10524

10525

10526

10527

10528

10529

10530

10531

10532

10533

10534

10535

10536

10537

10538

10539

10540

10541

10542

10543

10544

10545

10546

10547

10548

10549

10550

10551

10552

10553

10554

10555

10556

10557

10558

10559

10560

10561

10562

10563

10564

10565

10566

10567

10568

10569

10570

10571

10572

10573

10574

10575

10576

10577

10578

10579

10580

10581

10582

10583

10584

10585

10586

10587

10588

10589

10590

10591

10592

10593

10594

10595

10596

10597

10598

10599

10600

10601

10602

10603

10604

10605

10606

10607

10608

10609

10610

10611

10612

10613

10614

10615

10616

10617

10618

10619

10620

10621

10622

10623

10624

10625

10626

10627

10628

10629

10630

10631

10632

10633

10634

10635

10636

10637

10638

10639

10640

10641

10642

10643

10644

10645

10646

10647

10648

10649

10650

10651

10652

10653

10654

10655

10656

10657

10658

10659

10660

10661

10662

10663

10664

10665

10666

10667

10668

10669

10670

10671

10672

10673

10674

10675

10676

10677

10678

10679

10680

10681

10682

10683

10684

10685

10686

10687

10688

10689

10690

10691

10692

10693

10694

10695

10696

10697

10698

10699

10700

10701

10702

10703

10704

10705

10706

10707

10708

10709

10710

10711

10712

10713

10714

10715

10716

10717

10718

10719

10720

10721

10722

10723

10724

10725

10726

10727

10728

10729

10730

10731

10732

10733

10734

10735

10736

10737

10738

10739

10740

10741

10742

10743

10744

10745

10746

10747

10748

10749

10750

10751

10752

10753

10754

10755

10756

10757

10758

10759

10760

10761

10762

10763

10764

10765

10766

10767

10768

10769

10770

10771

10772

10773

10774

10775

10776

10777

10778

10779

10780

10781

10782

10783

10784

10785

10786

10787

10788

10789

10790

10791

10792

10793

10794

10795

10796

10797

10798

10799

10800

10801

10802

10803

10804

10805

10806

10807

10808

10809

10810

10811

10812

10813

10814

10815

10816

10817

10818

10819

10820

10821

10822

10823

10824

10825

10826

10827

10828

10829

10830

10831

10832

10833

10834

10835

10836

10837

10838

10839

10840

10841

10842

10843

10844

10845

10846

10847

10848

10849

10850

10851

10852

10853

10854

10855

10856

10857

10858

10859

10860

10861

10862

10863

10864

10865

10866

10867

10868

10869

10870

10871

10872

10873

10874

10875

10876

10877

10878

10879

10880

10881

10882

10883

10884

10885

10886

10887

10888

10889

10890

10891

10892

10893

10894

10895

10896

10897

10898

10899

10900

10901

10902

10903

10904

10905

10906

10907

10908

10909

10910

10911

10912

10913

10914

10915

10916

10917

10918

10919

10920

10921

10922

10923

10924

10925

10926

10927

10928

10929

10930

10931

10932

10933

10934

10935

10936

10937

10938

10939

10940

10941

10942

10943

10944

10945

10946

10947

10948

10949

10950

10951

10952

10953

10954

10955

10956

10957

10958

10959

10960

10961

10962

10963

10964

10965

10966

10967

10968

10969

10970

10971

10972

10973

10974

10975

10976

10977

10978

10979

10980

10981

10982

10983

10984

10985

10986

10987

10988

10989

10990

10991

10992

10993

10994

10995

10996

10997

10998

10999

11000

11001

11002

11003

11004

11005

11006

11007

11008

11009

11010

11011

11012

11013

11014

11015

11016

11017

11018

11019

11020

11021

11022

11023

11024

11025

11026

11027

11028

11029

11030

11031

11032

11033

11034

11035

11036

11037

11038

11039

11040

11041

11042

11043

11044

11045

11046

11047

11048

11049

11050

11051

11052

11053

11054

11055

11056

11057

11058

11059

11060

11061

11062

11063

11064

11065

11066

11067

11068

11069

11070

11071

11072

11073

11074

11075

11076

11077

11078

11079

11080

11081

11082

11083

11084

11085

11086

11087

11088

11089

11090

11091

11092

11093

11094

11095

11096

11097

11098

11099

11100

11101

11102

11103

11104

11105

11106

11107

11108

11109

11110

11111

11112

11113

11114

11115

11116

11117

11118

11119

11120

11121

11122

11123

11124

11125

11126

11127

11128

11129

11130

11131

11132

11133

11134

11135

11136

11137

11138

11139

11140

11141

11142

11143

11144

11145

11146

11147

11148

11149

11150

11151

11152

11153

11154

11155

11156

11157

11158

11159

11160

11161

11162

11163

11164

11165

11166

11167

11168

11169

11170

11171

11172

11173

11174

11175

11176

11177

11178

11179

11180

11181

11182

11183

11184

11185

11186

11187

11188

11189

11190

11191

11192

11193

11194

11195

11196

11197

11198

11199

11200

11201

11202

11203

11204

11205

11206

11207

11208

11209

11210

11211

11212

11213

11214

11215

11216

11217

11218

11219

11220

11221

11222

11223

11224

11225

11226

11227

11228

11229

11230

11231

11232

11233

11234

11235

11236

11237

11238

11239

11240

11241

11242

11243

11244

11245

11246

11247

11248

11249

11250

11251

11252

11253

11254

11255

11256

11257

11258

11259

11260

11261

11262

11263

11264

11265

11266

11267

11268

11269

11270

11271

11272

11273

11274

11275

11276

11277

11278

11279

11280

11281

11282

11283

11284

11285

11286

11287

11288

11289

11290

11291

11292

11293

11294

11295

11296

11297

11298

11299

11300

11301

11302

11303

11304

11305

11306

11307

11308

11309

11310

11311

11312

11313

11314

11315

11316

11317

11318

11319

11320

11321

11322

11323

11324

11325

11326

11327

11328

11329

11330

11331

11332

11333

11334

11335

11336

11337

11338

11339

11340

11341

11342

11343

11344

11345

11346

11347

11348

11349

11350

11351

11352

11353

11354

11355

11356

11357

11358

11359

11360

11361

11362

11363

11364

11365

11366

11367

11368

11369

11370

11371

11372

11373

11374

11375

11376

11377

11378

11379

11380

11381

11382

11383

11384

11385

11386

11387

11388

11389

11390

11391

11392

11393

11394

11395

11396

11397

11398

11399

11400

11401

11402

11403

11404

11405

11406

11407

11408

11409

11410

11411

11412

11413

11414

11415

11416

11417

11418

11419

11420

11421

11422

11423

11424

11425

11426

11427

11428

11429

11430

11431

11432

11433

11434

11435

11436

11437

11438

11439

11440

11441

11442

11443

11444

11445

11446

11447

11448

11449

11450

11451

11452

11453

11454

11455

11456

11457

11458

11459

11460

11461

11462

11463

11464

11465

11466

11467

11468

11469

11470

11471

11472

11473

11474

11475

11476

11477

11478

11479

11480

11481

11482

11483

11484

11485

11486

11487

11488

11489

11490

11491

11492

11493

11494

11495

11496

11497

11498

11499

11500

11501

11502

11503

11504

11505

11506

11507

11508

11509

11510

11511

11512

11513

11514

11515

11516

11517

11518

11519

11520

11521

11522

11523

11524

11525

11526

11527

11528

11529

11530

11531

11532

11533

11534

11535

11536

11537

11538

11539

11540

11541

11542

11543

11544

11545

11546

11547

11548

11549

11550

11551

11552

11553

11554

11555

11556

11557

11558

11559

11560

11561

11562

11563

11564

11565

11566

11567

11568

11569

11570

11571

11572

11573

11574

11575

11576

11577

11578

11579

11580

11581

11582

11583

11584

11585

11586

11587

11588

11589

11590

11591

11592

11593

11594

11595

11596

11597

11598

11599

11600

11601

11602

11603

11604

11605

11606

11607

11608

11609

11610

11611

11612

11613

11614

11615

11616

11617

11618

11619

11620

11621

11622

11623

11624

11625

11626

11627

11628

11629

11630

11631

11632

11633

11634

11635

11636

11637

11638

11639

11640

11641

11642

11643

11644

11645

11646

11647

11648

11649

11650

11651

11652

11653

11654

11655

11656

11657

11658

11659

11660

11661

11662

11663

11664

11665

11666

11667

11668

11669

11670

11671

11672

11673

11674

11675

11676

11677

11678

11679

11680

11681

11682

11683

11684

11685

11686

11687

11688

11689

11690

11691

11692

11693

11694

11695

11696

11697

11698

11699

11700

11701

11702

11703

11704

11705

11706

11707

11708

11709

11710

11711

11712

11713

11714

11715

11716

11717

11718

11719

11720

11721

11722

11723

11724

11725

11726

11727

11728

11729

11730

11731

11732

11733

11734

11735

11736

11737

11738

11739

11740

11741

11742

11743

11744

11745

11746

11747

11748

11749

11750

11751

11752

11753

11754

11755

11756

11757

11758

11759

11760

11761

11762

11763

11764

11765

11766

11767

11768

11769

11770

11771

11772

11773

11774

11775

11776

11777

11778

11779

11780

11781

11782

11783

11784

11785

11786

11787

11788

11789

11790

11791

11792

11793

11794

11795

11796

11797

11798

11799

11800

11801

11802

11803

11804

11805

11806

11807

11808

11809

11810

11811

11812

11813

11814

11815

11816

11817

11818

11819

11820

11821

11822

11823

11824

11825

11826

11827

11828

11829

11830

11831

11832

11833

11834

11835

11836

11837

11838

11839

11840

11841

11842

11843

11844

11845

11846

11847

11848

11849

11850

11851

11852

11853

11854

11855

11856

11857

11858

11859

11860

11861

11862

11863

11864

11865

11866

11867

11868

11869

11870

11871

11872

11873

11874

11875

11876

11877

11878

11879

11880

11881

11882

11883

11884

11885

11886

11887

11888

11889

11890

11891

11892

11893

11894

11895

11896

11897

11898

11899

11900

11901

11902

11903

11904

11905

11906

11907

11908

11909

11910

11911

11912

11913

11914

11915

11916

11917

11918

11919

11920

11921

11922

11923

11924

11925

11926

11927

11928

11929

11930

11931

11932

11933

11934

11935

11936

11937

11938

11939

11940

11941

11942

11943

11944

11945

11946

11947

11948

11949

11950

11951

11952

11953

11954

11955

11956

11957

11958

11959

11960

11961

11962

11963

11964

11965

11966

11967

11968

11969

11970

11971

11972

11973

11974

11975

11976

11977

11978

11979

11980

11981

11982

11983

11984

11985

11986

11987

11988

11989

11990

11991

11992

11993

11994

11995

11996

11997

11998

11999

12000

12001

12002

12003

12004

12005

12006

12007

12008

12009

12010

12011

12012

12013

12014

12015

12016

12017

12018

12019

12020

12021

12022

12023

12024

12025

12026

12027

12028

12029

12030

12031

12032

12033

12034

12035

12036

12037

12038

12039

12040

12041

12042

12043

12044

12045

12046

12047

12048

12049

12050

12051

12052

12053

12054

12055

12056

12057

12058

12059

12060

12061

12062

12063

12064

12065

12066

12067

12068

12069

12070

12071

12072

12073

12074

12075

12076

12077

12078

12079

12080

12081

12082

12083

12084

12085

12086

12087

12088

12089

12090

12091

12092

12093

12094

12095

12096

12097

12098

12099

12100

12101

12102

12103

12104

12105

12106

12107

12108

12109

12110

12111

12112

12113

12114

12115

12116

12117

12118

12119

12120

12121

12122

12123

12124

12125

12126

12127

12128

12129

12130

12131

12132

12133

12134

12135

12136

12137

12138

12139

12140

12141

12142

12143

12144

12145

12146

12147

12148

12149

12150

12151

12152

12153

12154

12155

12156

12157

12158

12159

12160

12161

12162

12163

12164

12165

12166

12167

12168

12169

12170

12171

12172

12173

12174

12175

12176

12177

12178

12179

12180

12181

12182

12183

12184

12185

12186

12187

12188

12189

12190

12191

12192

12193

12194

12195

12196

12197

12198

12199

12200

12201

12202

12203

12204

12205

12206

12207

12208

12209

12210

12211

12212

12213

12214

12215

12216

12217

12218

12219

12220

12221

12222

12223

12224

12225

12226

12227

12228

12229

12230

12231

12232

12233

12234

12235

12236

12237

12238

12239

12240

12241

12242

12243

12244

12245

12246

12247

12248

12249

12250

12251

12252

12253

12254

12255

12256

12257

12258

12259

12260

12261

12262

12263

12264

12265

12266

12267

12268

12269

12270

12271

12272

12273

12274

12275

12276

12277

12278

12279

12280

12281

12282

12283

12284

12285

12286

12287

12288

12289

12290

12291

12292

12293

12294

12295

12296

12297

12298

12299

12300

12301

12302

12303

12304

12305

12306

12307

12308

12309

12310

12311

12312

12313

12314

12315

12316

12317

12318

12319

12320

12321

12322

12323

12324

12325

12326

12327

12328

12329

12330

12331

12332

12333

12334

12335

12336

12337

12338

12339

12340

12341

12342

12343

12344

12345

12346

12347

12348

12349

12350

12351

12352

12353

12354

12355

12356

12357

12358

12359

12360

12361

12362

12363

12364

12365

12366

12367

12368

12369

12370

12371

12372

12373

12374

12375

12376

12377

12378

12379

12380

12381

12382

12383

12384

12385

12386

12387

12388

12389

12390

12391

12392

12393

12394

12395

12396

12397

12398

12399

12400

12401

12402

12403

12404

12405

12406

12407

12408

12409

12410

12411

12412

12413

12414

12415

12416

12417

12418

12419

12420

12421

12422

12423

12424

12425

12426

12427

12428

12429

12430

12431

12432

12433

12434

12435

12436

12437

12438

12439

12440

12441

12442

12443

12444

12445

12446

12447

12448

12449

12450

12451

12452

12453

12454

12455

12456

12457

12458

12459

12460

12461

12462

12463

12464

12465

12466

12467

12468

12469

12470

12471

12472

12473

12474

12475

12476

12477

12478

12479

12480

12481

12482

12483

12484

12485

12486

12487

12488

12489

12490

12491

12492

12493

12494

12495

12496

12497

12498

12499

12500

12501

12502

12503

12504

12505

12506

12507

12508

12509

12510

12511

12512

12513

12514

12515

12516

12517

12518

12519

12520

12521

12522

12523

12524

12525

12526

12527

12528

12529

12530

12531

12532

12533

12534

12535

12536

12537

12538

12539

12540

12541

12542

12543

12544

12545

12546

12547

12548

12549

12550

12551

12552

12553

12554

12555

12556

12557

12558

12559

12560

12561

12562

12563

12564

12565

12566

12567

12568

12569

12570

12571

12572

12573

12574

12575

12576

12577

12578

12579

12580

12581

12582

12583

12584

12585

12586

12587

12588

12589

12590

12591

12592

12593

12594

12595

12596

12597

12598

12599

12600

12601

12602

12603

12604

12605

12606

12607

12608

12609

12610

12611

12612

12613

12614

12615

12616

12617

12618

12619

12620

12621

12622

12623

12624

12625

12626

12627

12628

12629

12630

12631

12632

12633

12634

12635

12636

12637

12638

12639

12640

12641

12642

12643

12644

12645

12646

12647

12648

12649

12650

12651

12652

12653

12654

12655

12656

12657

12658

12659

12660

12661

12662

12663

12664

12665

12666

12667

12668

12669

12670

12671

12672

12673

12674

12675

12676

12677

12678

12679

12680

12681

12682

12683

12684

12685

12686

12687

12688

12689

12690

12691

12692

12693

12694

12695

12696

12697

12698

12699

12700

12701

12702

12703

12704

12705

12706

12707

12708

12709

12710

12711

12712

12713

12714

12715

12716

12717

12718

12719

12720

12721

12722

12723

12724

12725

12726

12727

12728

12729

12730

12731

12732

12733

12734

12735

12736

12737

12738

12739

12740

12741

12742

12743

12744

12745

12746

12747

12748

12749

12750

12751

12752

12753

12754

12755

12756

12757

12758

12759

12760

12761

12762

12763

12764

12765

12766

12767

12768

12769

12770

12771

12772

12773

12774

12775

12776

12777

12778

12779

12780

12781

12782

12783

12784

12785

12786

12787

12788

12789

12790

12791

12792

12793

12794

12795

12796

12797

12798

12799

12800

12801

12802

12803

12804

12805

12806

12807

12808

12809

12810

12811

12812

12813

12814

12815

12816

12817

12818

12819

12820

12821

12822

12823

12824

12825

12826

12827

12828

12829

12830

12831

12832

12833

12834

12835

12836

12837

12838

12839

12840

12841

12842

12843

12844

12845

12846

12847

12848

12849

12850

12851

12852

12853

12854

12855

12856

12857

12858

12859

12860

12861

12862

12863

12864

12865

12866

12867

12868

12869

12870

12871

12872

12873

12874

12875

12876

12877

12878

12879

12880

12881

12882

12883

12884

12885

12886

12887

12888

12889

12890

12891

12892

12893

12894

12895

12896

12897

12898

12899

12900

12901

12902

12903

12904

12905

12906

12907

12908

12909

12910

12911

12912

12913

12914

12915

12916

12917

12918

12919

12920

12921

12922

12923

12924

12925

12926

12927

12928

12929

12930

12931

12932

12933

12934

12935

12936

12937

12938

12939

12940

12941

12942

12943

12944

12945

12946

12947

12948

12949

12950

12951

12952

12953

12954

12955

12956

12957

12958

12959

12960

12961

12962

12963

12964

12965

12966

12967

12968

12969

12970

12971

12972

12973

12974

12975

12976

12977

12978

12979

12980

12981

12982

12983

12984

12985

12986

12987

12988

12989

12990

12991

12992

12993

12994

12995

12996

12997

12998

12999

13000

13001

13002

13003

13004

13005

13006

13007

13008

13009

13010

13011

13012

13013

13014

13015

13016

13017

13018

13019

13020

13021

13022

13023

13024

13025

13026

13027

13028

13029

13030

13031

13032

13033

13034

13035

13036

13037

13038

13039

13040

13041

13042

13043

13044

13045

13046

13047

13048

13049

13050

13051

13052

13053

13054

13055

13056

13057

13058

13059

13060

13061

13062

13063

13064

13065

13066

13067

13068

13069

13070

13071

13072

13073

13074

13075

13076

13077

13078

13079

13080

13081

13082

13083

13084

13085

13086

13087

13088

13089

13090

13091

13092

13093

13094

13095

13096

13097

13098

13099

13100

13101

13102

13103

13104

13105

13106

13107

13108

13109

13110

13111

13112

13113

13114

13115

13116

13117

13118

13119

13120

13121

13122

13123

13124

13125

13126

13127

13128

13129

13130

13131

13132

13133

13134

13135

13136

13137

13138

13139

13140

13141

13142

13143

13144

13145

13146

13147

13148

13149

13150

13151

13152

13153

13154

13155

13156

13157

13158

13159

13160

13161

13162

13163

13164

13165

13166

13167

13168

13169

13170

13171

13172

13173

13174

13175

13176

13177

13178

13179

13180

13181

13182

13183

13184

13185

13186

13187

13188

13189

13190

13191

13192

13193

13194

13195

13196

13197

13198

13199

13200

13201

13202

13203

13204

13205

13206

13207

13208

13209

13210

13211

13212

13213

13214

13215

13216

13217

13218

13219

13220

13221

13222

13223

13224

13225

13226

13227

13228

13229

13230

13231

13232

13233

13234

13235

13236

13237

13238

13239

13240

13241

13242

13243

13244

13245

13246

13247

13248

13249

13250

13251

13252

13253

13254

13255

13256

13257

13258

13259

13260

13261

13262

13263

13264

13265

13266

13267

13268

13269

13270

13271

13272

13273

13274

13275

13276

13277

13278

13279

13280

13281

13282

13283

13284

13285

13286

13287

13288

13289

13290

13291

13292

13293

13294

13295

13296

13297

13298

13299

13300

13301

13302

13303

13304

13305

13306

13307

13308

13309

13310

13311

13312

13313

13314

13315

13316

13317

13318

13319

13320

13321

13322

13323

13324

13325

13326

13327

13328

13329

13330

13331

13332

13333

13334

13335

13336

13337

13338

13339

13340

13341

13342

13343

13344

13345

13346

13347

13348

13349

13350

13351

13352

13353

13354

13355

13356

13357

13358

13359

13360

13361

13362

13363

13364

13365

13366

13367

13368

13369

13370

13371

13372

13373

13374

13375

13376

13377

13378

13379

13380

13381

13382

13383

13384

13385

13386

13387

13388

13389

13390

13391

13392

13393

13394

13395

13396

13397

13398

13399

13400

13401

13402

13403

13404

13405

13406

13407

13408

13409

13410

13411

13412

13413

13414

13415

13416

13417

13418

13419

13420

13421

13422

13423

13424

13425

13426

13427

13428

13429

13430

13431

13432

13433

13434

13435

13436

13437

13438

13439

13440

13441

13442

13443

13444

13445

13446

13447

13448

13449

13450

13451

13452

13453

13454

13455

13456

13457

13458

13459

13460

13461

13462

13463

13464

13465

13466

13467

13468

13469

13470

13471

13472

13473

13474

13475

13476

13477

13478

13479

13480

13481

13482

13483

13484

13485

13486

13487

13488

13489

13490

13491

13492

13493

13494

13495

13496

13497

13498

13499

13500

13501

13502

13503

13504

13505

13506

13507

13508

13509

13510

13511

13512

13513

13514

13515

13516

13517

13518

13519

13520

13521

13522

13523

13524

13525

13526

13527

13528

13529

13530

13531

13532

13533

13534

13535

13536

13537

13538

13539

13540

13541

13542

13543

13544

13545

13546

13547

13548

13549

13550

13551

13552

13553

13554

13555

13556

13557

13558

13559

13560

13561

13562

13563

13564

13565

13566

13567

13568

13569

13570

13571

13572

13573

13574

13575

13576

13577

13578

13579

13580

13581

13582

13583

13584

13585

13586

13587

13588

13589

13590

13591

13592

13593

13594

13595

13596

13597

13598

13599

13600

13601

13602

13603

13604

13605

13606

13607

13608

13609

13610

13611

13612

13613

13614

13615

13616

13617

13618

13619

13620

13621

13622

13623

13624

13625

13626

13627

13628

13629

13630

13631

13632

13633

13634

13635

13636

13637

13638

13639

13640

13641

13642

13643

13644

13645

13646

13647

13648

13649

13650

13651

13652

13653

13654

13655

13656

13657

13658

13659

13660

13661

13662

13663

13664

13665

13666

13667

13668

13669

13670

13671

13672

13673

13674

13675

13676

13677

13678

13679

13680

13681

13682

13683

13684

13685

13686

13687

13688

13689

13690

13691

13692

13693

13694

13695

13696

13697

13698

13699

13700

13701

13702

13703

13704

13705

13706

13707

13708

13709

13710

13711

13712

13713

13714

13715

13716

13717

13718

13719

13720

13721

13722

13723

13724

13725

13726

13727

13728

13729

13730

13731

13732

13733

13734

13735

13736

13737

13738

13739

13740

13741

13742

13743

13744

13745

13746

13747

13748

13749

13750

13751

13752

13753

13754

13755

13756

13757

13758

13759

13760

13761

13762

13763

13764

13765

13766

13767

13768

13769

13770

13771

13772

13773

13774

13775

13776

13777

13778

13779

13780

13781

13782

13783

13784

13785

13786

13787

13788

13789

13790

13791

13792

13793

13794

13795

13796

13797

13798

13799

13800

13801

13802

13803

13804

13805

13806

13807

13808

13809

13810

13811

13812

13813

13814

13815

13816

13817

13818

13819

13820

13821

13822

13823

13824

13825

13826

13827

13828

13829

13830

13831

13832

13833

13834

13835

13836

13837

13838

13839

13840

13841

13842

13843

13844

13845

13846

13847

13848

13849

13850

13851

13852

13853

13854

13855

13856

13857

13858

13859

13860

13861

13862

13863

13864

13865

13866

13867

13868

13869

13870

13871

13872

13873

13874

13875

13876

13877

13878

13879

13880

13881

13882

13883

13884

13885

13886

13887

13888

13889

13890

13891

13892

13893

13894

13895

13896

13897

13898

13899

13900

13901

13902

13903

13904

13905

13906

13907

13908

13909

13910

13911

13912

13913

13914

13915

13916

13917

13918

13919

13920

13921

13922

13923

13924

13925

13926

13927

13928

13929

13930

13931

13932

13933

13934

13935

13936

13937

13938

13939

13940

13941

13942

13943

13944

13945

13946

13947

13948

13949

13950

13951

13952

13953

13954

13955

13956

13957

13958

13959

13960

13961

13962

13963

13964

13965

13966

13967

13968

13969

13970

13971

13972

13973

13974

13975

13976

13977

13978

13979

13980

13981

13982

13983

13984

13985

13986

13987

13988

13989

13990

13991

13992

13993

13994

13995

13996

13997

13998

13999

14000

14001

14002

14003

14004

14005

14006

14007

14008

14009

14010

14011

14012

14013

14014

14015

14016

14017

14018

14019

14020

14021

14022

14023

14024

14025

14026

14027

14028

14029

14030

14031

14032

14033

14034

14035

14036

14037

14038

14039

14040

14041

14042

14043

14044

14045

14046

14047

14048

14049

14050

14051

14052

14053

14054

14055

14056

14057

14058

14059

14060

14061

14062

14063

14064

14065

14066

14067

14068

14069

14070

14071

14072

14073

14074

14075

14076

14077

14078

14079

14080

14081

14082

14083

14084

14085

14086

14087

14088

14089

14090

14091

14092

14093

14094

14095

14096

14097

14098

14099

14100

14101

14102

14103

14104

14105

14106

14107

14108

14109

14110

14111

14112

14113

14114

14115

14116

14117

14118

14119

14120

14121

14122

14123

14124

14125

14126

14127

14128

14129

14130

14131

14132

14133

14134

14135

14136

14137

14138

14139

14140

14141

14142

14143

14144

14145

14146

14147

14148

14149

14150

14151

14152

14153

14154

14155

14156

14157

14158

14159

14160

14161

14162

14163

14164

14165

14166

14167

14168

14169

14170

14171

14172

14173

14174

14175

14176

14177

14178

14179

14180

14181

14182

14183

14184

14185

14186

14187

14188

14189

14190

14191

14192

14193

14194

14195

14196

14197

14198

14199

14200

14201

14202

14203

14204

14205

14206

14207

14208

14209

14210

14211

14212

14213

14214

14215

14216

14217

14218

14219

14220

14221

14222

14223

14224

14225

14226

14227

14228

14229

14230

14231

14232

14233

14234

14235

14236

14237

14238

14239

14240

14241

14242

14243

14244

14245

14246

14247

14248

14249

14250

14251

14252

14253

14254

14255

14256

14257

14258

14259

14260

14261

14262

14263

14264

14265

14266

14267

14268

14269

14270

14271

14272

14273

14274

14275

14276

14277

14278

14279

14280

14281

14282

14283

14284

14285

14286

14287

14288

14289

14290

14291

14292

14293

14294

14295

14296

14297

14298

14299

14300

14301

14302

14303

14304

14305

14306

14307

14308

14309

14310

14311

14312

14313

14314

14315

14316

14317

14318

14319

14320

14321

14322

14323

14324

14325

14326

14327

14328

14329

14330

14331

14332

14333

14334

14335

14336

14337

14338

14339

14340

14341

14342

14343

14344

14345

14346

14347

14348

14349

14350

14351

14352

14353

14354

14355

14356

14357

14358

14359

14360

14361

14362

14363

14364

14365

14366

14367

14368

14369

14370

14371

14372

14373

14374

14375

14376

14377

14378

14379

14380

14381

14382

14383

14384

14385

14386

14387

14388

14389

14390

14391

14392

14393

14394

14395

14396

14397

14398

14399

14400

14401

14402

14403

14404

14405

14406

14407

14408

14409

14410

14411

14412

14413

14414

14415

14416

14417

14418

14419

14420

14421

14422

14423

14424

14425

14426

14427

14428

14429

14430

14431

14432

14433

14434

14435

14436

14437

14438

14439

14440

14441

14442

14443

14444

14445

14446

14447

14448

14449

14450

14451

14452

14453

14454

14455

14456

14457

14458

14459

14460

14461

14462

14463

14464

14465

14466

14467

14468

14469

14470

14471

14472

14473

14474

14475

14476

14477

14478

14479

14480

14481

14482

14483

14484

14485

14486

14487

14488

14489

14490

14491

14492

14493

14494

14495

14496

14497

14498

14499

14500

14501

14502

14503

14504

14505

14506

14507

14508

14509

14510

14511

14512

14513

14514

14515

14516

14517

14518

14519

14520

14521

14522

14523

14524

14525

14526

14527

14528

14529

14530

14531

14532

14533

14534

14535

14536

14537

14538

14539

14540

14541

14542

14543

14544

14545

14546

14547

14548

14549

14550

14551

14552

14553

14554

14555

14556

14557

14558

14559

14560

14561

14562

14563

14564

14565

14566

14567

14568

14569

14570

14571

14572

14573

14574

14575

14576

14577

14578

14579

14580

14581

14582

14583

14584

14585

14586

14587

14588

14589

14590

14591

14592

14593

14594

14595

14596

14597

14598

14599

14600

14601

14602

14603

14604

14605

14606

14607

14608

14609

14610

14611

14612

14613

14614

14615

14616

14617

14618

14619

14620

14621

14622

14623

14624

14625

14626

14627

14628

14629

14630

14631

14632

14633

14634

14635

14636

14637

14638

14639

14640

14641

14642

14643

14644

14645

14646

14647

14648

14649

14650

14651

14652

14653

14654

14655

14656

14657

14658

14659

14660

14661

14662

14663

14664

14665

14666

14667

14668

14669

14670

14671

14672

14673

14674

14675

14676

14677

14678

14679

14680

14681

14682

14683

14684

14685

14686

14687

14688

14689

14690

14691

14692

14693

14694

14695

14696

14697

14698

14699

14700

14701

14702

14703

14704

14705

14706

14707

14708

14709

14710

14711

14712

14713

14714

14715

14716

14717

14718

14719

14720

14721

14722

14723

14724

14725

14726

14727

14728

14729

14730

14731

14732

14733

14734

14735

14736

14737

14738

14739

14740

14741

14742

14743

14744

14745

14746

14747

14748

14749

14750

14751

14752

14753

14754

14755

14756

14757

14758

14759

14760

14761

14762

14763

14764

14765

14766

14767

14768

14769

14770

14771

14772

14773

14774

14775

14776

14777

14778

14779

14780

14781

14782

14783

14784

14785

14786

14787

14788

14789

14790

14791

14792

14793

14794

14795

14796

14797

14798

14799

14800

14801

14802

14803

14804

14805

14806

14807

14808

14809

14810

14811

14812

14813

14814

14815

14816

14817

14818

14819

14820

14821

14822

14823

14824

14825

14826

14827

14828

14829

14830

14831

14832

14833

14834

14835

14836

14837

14838

14839

14840

14841

14842

14843

14844

14845

14846

14847

14848

14849

14850

14851

14852

14853

14854

14855

14856

14857

14858

14859

14860

14861

14862

14863

14864

14865

14866

14867

14868

14869

14870

14871

14872

14873

14874

14875

14876

14877

14878

14879

14880

14881

14882

14883

14884

14885

14886

14887

14888

14889

14890

14891

14892

14893

14894

14895

14896

14897

14898

14899

14900

14901

14902

14903

14904

14905

14906

14907

14908

14909

14910

14911

14912

14913

14914

14915

14916

14917

14918

14919

14920

14921

14922

14923

14924

14925

14926

14927

14928

14929

14930

14931

14932

14933

14934

14935

14936

14937

14938

14939

14940

14941

14942

14943

14944

14945

14946

14947

14948

14949

14950

14951

14952

14953

14954

14955

14956

14957

14958

14959

14960

14961

14962

14963

14964

14965

14966

14967

14968

14969

14970

14971

14972

14973

14974

14975

14976

14977

14978

14979

14980

14981

14982

14983

14984

14985

14986

14987

14988

14989

14990

14991

14992

14993

14994

14995

14996

14997

14998

14999

15000

15001

15002

15003

15004

15005

15006

15007

15008

15009

15010

15011

15012

15013

15014

15015

15016

15017

15018

15019

15020

15021

15022

15023

15024

15025

15026

15027

15028

15029

15030

15031

15032

15033

15034

15035

15036

15037

15038

15039

15040

15041

15042

15043

15044

15045

15046

15047

15048

15049

15050

15051

15052

15053

15054

15055

15056

15057

15058

15059

15060

15061

15062

15063

15064

15065

15066

15067

15068

15069

15070

15071

15072

15073

15074

15075

15076

15077

15078

15079

15080

15081

15082

15083

15084

15085

15086

15087

15088

15089

15090

15091

15092

15093

15094

15095

15096

15097

15098

15099

15100

15101

15102

15103

15104

15105

15106

15107

15108

15109

15110

15111

15112

15113

15114

15115

15116

15117

15118

15119

15120

15121

15122

15123

15124

15125

15126

15127

15128

15129

15130

15131

15132

15133

15134

15135

15136

15137

15138

15139

15140

15141

15142

15143

15144

15145

15146

15147

15148

15149

15150

15151

15152

15153

15154

15155

15156

15157

15158

15159

15160

15161

15162

15163

15164

15165

15166

15167

15168

15169

15170

15171

15172

15173

15174

15175

15176

15177

15178

15179

15180

15181

15182

15183

15184

15185

15186

15187

15188

15189

15190

15191

15192

15193

15194

15195

15196

15197

15198

15199

15200

15201

15202

15203

15204

15205

15206

15207

15208

15209

15210

15211

15212

15213

15214

15215

15216

15217

15218

15219

15220

15221

15222

15223

15224

15225

15226

15227

15228

15229

15230

15231

15232

15233

15234

15235

15236

15237

15238

15239

15240

15241

15242

15243

15244

15245

15246

15247

15248

15249

15250

15251

15252

15253

15254

15255

15256

15257

15258

15259

15260

15261

15262

15263

15264

15265

15266

15267

15268

15269

15270

15271

15272

15273

15274

15275

15276

15277

15278

15279

15280

15281

15282

15283

15284

15285

15286

15287

15288

15289

15290

15291

15292

15293

15294

15295

15296

15297

15298

15299

15300

15301

15302

15303

15304

15305

15306

15307

15308

15309

15310

15311

15312

15313

15314

15315

15316

15317

15318

15319

15320

15321

15322

15323

15324

15325

15326

15327

15328

15329

15330

15331

15332

15333

15334

15335

15336

15337

15338

15339

15340

15341

15342

15343

15344

15345

15346

15347

15348

15349

15350

15351

15352

15353

15354

15355

15356

15357

15358

15359

15360

15361

15362

15363

15364

15365

15366

15367

15368

15369

15370

15371

15372

15373

15374

15375

15376

15377

15378

15379

15380

15381

15382

15383

15384

15385

15386

15387

15388

15389

15390

15391

15392

15393

15394

15395

15396

15397

15398

15399

15400

15401

15402

15403

15404

15405

15406

15407

15408

15409

15410

15411

15412

15413

15414

15415

15416

15417

15418

15419

15420

15421

15422

15423

15424

15425

15426

15427

15428

15429

15430

15431

15432

15433

15434

15435

15436

15437

15438

15439

15440

15441

15442

15443

15444

15445

15446

15447

15448

15449

15450

15451

15452

15453

15454

15455

15456

15457

15458

15459

15460

15461

15462

15463

15464

15465

15466

15467

15468

15469

15470

15471

15472

15473

15474

15475

15476

15477

15478

15479

15480

15481

15482

15483

15484

15485

15486

15487

15488

15489

15490

15491

15492

15493

15494

15495

15496

15497

15498

15499

15500

15501

15502

15503

15504

15505

15506

15507

15508

15509

15510

15511

15512

15513

15514

15515

15516

15517

15518

15519

15520

15521

15522

15523

15524

15525

15526

15527

15528

15529

15530

15531

15532

15533

15534

15535

15536

15537

15538

15539

15540

15541

15542

15543

15544

15545

15546

15547

15548

15549

15550

15551

15552

15553

15554

15555

15556

15557

15558

15559

15560

15561

15562

15563

15564

15565

15566

15567

15568

15569

15570

15571

15572

15573

15574

15575

15576

15577

15578

15579

15580

15581

15582

15583

15584

15585

15586

15587

15588

15589

15590

15591

15592

15593

15594

15595

15596

15597

15598

15599

15600

15601

15602

15603

15604

15605

15606

15607

15608

15609

15610

15611

15612

15613

15614

15615

15616

15617

15618

15619

15620

15621

15622

15623

15624

15625

15626

15627

15628

15629

15630

15631

15632

15633

15634

15635

15636

15637

15638

15639

15640

15641

15642

15643

15644

15645

15646

15647

15648

15649

15650

15651

15652

15653

15654

15655

15656

15657

15658

15659

15660

15661

15662

15663

15664

15665

15666

15667

15668

15669

15670

15671

15672

15673

15674

15675

15676

15677

15678

15679

15680

15681

15682

15683

15684

15685

15686

15687

15688

15689

15690

15691

15692

15693

15694

15695

15696

15697

15698

15699

15700

15701

15702

15703

15704

15705

15706

15707

15708

15709

15710

15711

15712

15713

15714

15715

15716

15717

15718

15719

15720

15721

15722

15723

15724

15725

15726

15727

15728

15729

15730

15731

15732

15733

15734

15735

15736

15737

15738

15739

15740

15741

15742

15743

15744

15745

15746

15747

15748

15749

15750

15751

15752

15753

15754

15755

15756

15757

15758

15759

15760

15761

15762

15763

15764

15765

15766

15767

15768

15769

15770

15771

15772

15773

15774

15775

15776

15777

15778

15779

15780

15781

15782

15783

15784

15785

15786

15787

15788

15789

15790

15791

15792

15793

15794

15795

15796

15797

15798

15799

15800

15801

15802

15803

15804

15805

15806

15807

15808

15809

15810

15811

15812

15813

15814

15815

15816

15817

15818

15819

15820

15821

15822

15823

15824

15825

15826

15827

15828

15829

15830

15831

15832

15833

15834

15835

15836

15837

15838

15839

15840

15841

15842

15843

15844

15845

15846

15847

15848

15849

15850

15851

15852

15853

15854

15855

15856

15857

15858

15859

15860

15861

15862

15863

15864

15865

15866

15867

15868

15869

15870

15871

15872

15873

15874

15875

15876

15877

15878

15879

15880

15881

15882

15883

15884

15885

15886

15887

15888

15889

15890

15891

15892

15893

15894

15895

15896

15897

15898

15899

15900

15901

15902

15903

15904

15905

15906

15907

15908

15909

15910

15911

15912

15913

15914

15915

15916

15917

15918

15919

15920

15921

15922

15923

15924

15925

15926

15927

15928

15929

15930

15931

15932

15933

15934

15935

15936

15937

15938

15939

15940

15941

15942

15943

15944

15945

15946

15947

15948

15949

15950

15951

15952

15953

15954

15955

15956

15957

15958

15959

15960

15961

15962

15963

15964

15965

15966

15967

15968

15969

15970

15971

15972

15973

15974

15975

15976

15977

15978

15979

15980

15981

/** ****************************************************************************** * @file stm32f446xx.h * @author MCD Application Team * @brief CMSIS STM32F446xx Device Peripheral Access Layer Header File. * * This file contains: * - Data structures and the address mapping for all peripherals * - peripherals registers declarations and bits definition * - Macros to access peripheral's registers hardware * ****************************************************************************** * @attention * * Copyright (c) 2017 STMicroelectronics. * All rights reserved. * * This software is licensed under terms that can be found in the LICENSE file * in the root directory of this software component. * If no LICENSE file comes with this software, it is provided AS-IS. * ****************************************************************************** */ /** @addtogroup CMSIS_Device * @{ */ /** @addtogroup stm32f446xx * @{ */ #ifndef __STM32F446xx_H #define __STM32F446xx_H #ifdef __cplusplus extern "C" { #endif /* __cplusplus */ /** @addtogroup Configuration_section_for_CMSIS * @{ */ /** * @brief Configuration of the Cortex-M4 Processor and Core Peripherals */ #define __CM4_REV 0x0001U /*!< Core revision r0p1 */ #define __MPU_PRESENT 1U /*!< STM32F4XX provides an MPU */ #define __NVIC_PRIO_BITS 4U /*!< STM32F4XX uses 4 Bits for the Priority Levels */ #define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ #define __FPU_PRESENT 1U /*!< FPU present */ /** * @} */ /** @addtogroup Peripheral_interrupt_number_definition * @{ */ /** * @brief STM32F4XX Interrupt Number Definition, according to the selected device * in @ref Library_configuration_section */ typedef enum { /****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */ MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */ BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */ UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */ SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */ DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */ PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */ SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */ /****** STM32 specific Interrupt Numbers **********************************************************************/ WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */ TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */ RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */ FLASH_IRQn = 4, /*!< FLASH global Interrupt */ RCC_IRQn = 5, /*!< RCC global Interrupt */ EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */ EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */ EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */ EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */ EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */ DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */ DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */ DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */ DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */ DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */ DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */ DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */ ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */ CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */ CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */ CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */ CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */ EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */ TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */ TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */ TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */ TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ TIM2_IRQn = 28, /*!< TIM2 global Interrupt */ TIM3_IRQn = 29, /*!< TIM3 global Interrupt */ TIM4_IRQn = 30, /*!< TIM4 global Interrupt */ I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */ I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */ I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */ I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */ SPI1_IRQn = 35, /*!< SPI1 global Interrupt */ SPI2_IRQn = 36, /*!< SPI2 global Interrupt */ USART1_IRQn = 37, /*!< USART1 global Interrupt */ USART2_IRQn = 38, /*!< USART2 global Interrupt */ USART3_IRQn = 39, /*!< USART3 global Interrupt */ EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */ RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */ OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */ TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */ TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */ TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */ TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */ DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */ FMC_IRQn = 48, /*!< FMC global Interrupt */ SDIO_IRQn = 49, /*!< SDIO global Interrupt */ TIM5_IRQn = 50, /*!< TIM5 global Interrupt */ SPI3_IRQn = 51, /*!< SPI3 global Interrupt */ UART4_IRQn = 52, /*!< UART4 global Interrupt */ UART5_IRQn = 53, /*!< UART5 global Interrupt */ TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */ TIM7_IRQn = 55, /*!< TIM7 global interrupt */ DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */ DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */ DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */ DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */ DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */ CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */ CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */ CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */ CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */ OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */ DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */ DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */ DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */ USART6_IRQn = 71, /*!< USART6 global interrupt */ I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */ I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */ OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */ OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */ OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */ OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */ DCMI_IRQn = 78, /*!< DCMI global interrupt */ FPU_IRQn = 81, /*!< FPU global interrupt */ SPI4_IRQn = 84, /*!< SPI4 global Interrupt */ SAI1_IRQn = 87, /*!< SAI1 global Interrupt */ SAI2_IRQn = 91, /*!< SAI2 global Interrupt */ QUADSPI_IRQn = 92, /*!< QuadSPI global Interrupt */ CEC_IRQn = 93, /*!< CEC global Interrupt */ SPDIF_RX_IRQn = 94, /*!< SPDIF-RX global Interrupt */ FMPI2C1_EV_IRQn = 95, /*!< FMPI2C1 Event Interrupt */ FMPI2C1_ER_IRQn = 96 /*!< FMPI2C1 Error Interrupt */ } IRQn_Type; /** * @} */ #include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ #include "system_stm32f4xx.h" #include <stdint.h> /** @addtogroup Peripheral_registers_structures * @{ */ /** * @brief Analog to Digital Converter */ typedef struct { __IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */ __IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */ __IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */ __IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */ __IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */ __IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */ __IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */ __IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */ __IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */ __IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */ __IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */ __IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */ __IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */ __IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */ __IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/ __IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */ __IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */ __IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */ __IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */ __IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */ } ADC_TypeDef; typedef struct { __IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */ __IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */ __IO uint32_t CDR; /*!< ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 */ } ADC_Common_TypeDef; /** * @brief Controller Area Network TxMailBox */ typedef struct { __IO uint32_t TIR; /*!< CAN TX mailbox identifier register */ __IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */ __IO uint32_t TDLR; /*!< CAN mailbox data low register */ __IO uint32_t TDHR; /*!< CAN mailbox data high register */ } CAN_TxMailBox_TypeDef; /** * @brief Controller Area Network FIFOMailBox */ typedef struct { __IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */ __IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */ __IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */ __IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */ } CAN_FIFOMailBox_TypeDef; /** * @brief Controller Area Network FilterRegister */ typedef struct { __IO uint32_t FR1; /*!< CAN Filter bank register 1 */ __IO uint32_t FR2; /*!< CAN Filter bank register 1 */ } CAN_FilterRegister_TypeDef; /** * @brief Controller Area Network */ typedef struct { __IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */ __IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */ __IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */ __IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */ __IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */ __IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */ __IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */ __IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */ uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */ CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */ CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */ uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */ __IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */ __IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */ uint32_t RESERVED2; /*!< Reserved, 0x208 */ __IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */ uint32_t RESERVED3; /*!< Reserved, 0x210 */ __IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */ uint32_t RESERVED4; /*!< Reserved, 0x218 */ __IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */ uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */ CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */ } CAN_TypeDef; /** * @brief Consumer Electronics Control */ typedef struct { __IO uint32_t CR; /*!< CEC control register, Address offset:0x00 */ __IO uint32_t CFGR; /*!< CEC configuration register, Address offset:0x04 */ __IO uint32_t TXDR; /*!< CEC Tx data register , Address offset:0x08 */ __IO uint32_t RXDR; /*!< CEC Rx Data Register, Address offset:0x0C */ __IO uint32_t ISR; /*!< CEC Interrupt and Status Register, Address offset:0x10 */ __IO uint32_t IER; /*!< CEC interrupt enable register, Address offset:0x14 */ } CEC_TypeDef; /** * @brief CRC calculation unit */ typedef struct { __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ __IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ uint8_t RESERVED0; /*!< Reserved, 0x05 */ uint16_t RESERVED1; /*!< Reserved, 0x06 */ __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ } CRC_TypeDef; /** * @brief Digital to Analog Converter */ typedef struct { __IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */ __IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */ __IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */ __IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */ __IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */ __IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */ __IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */ __IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */ __IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */ __IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */ __IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */ __IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */ __IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */ __IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */ } DAC_TypeDef; /** * @brief Debug MCU */ typedef struct { __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ __IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */ __IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */ } DBGMCU_TypeDef; /** * @brief DCMI */ typedef struct { __IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */ __IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */ __IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */ __IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */ __IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */ __IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */ __IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */ __IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */ __IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */ __IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */ __IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */ } DCMI_TypeDef; /** * @brief DMA Controller */ typedef struct { __IO uint32_t CR; /*!< DMA stream x configuration register */ __IO uint32_t NDTR; /*!< DMA stream x number of data register */ __IO uint32_t PAR; /*!< DMA stream x peripheral address register */ __IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */ __IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */ __IO uint32_t FCR; /*!< DMA stream x FIFO control register */ } DMA_Stream_TypeDef; typedef struct { __IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */ __IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */ __IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */ __IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */ } DMA_TypeDef; /** * @brief External Interrupt/Event Controller */ typedef struct { __IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */ __IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */ __IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */ __IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */ __IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */ __IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */ } EXTI_TypeDef; /** * @brief FLASH Registers */ typedef struct { __IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */ __IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */ __IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */ __IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */ __IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */ __IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */ __IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */ } FLASH_TypeDef; /** * @brief Flexible Memory Controller */ typedef struct { __IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */ } FMC_Bank1_TypeDef; /** * @brief Flexible Memory Controller Bank1E */ typedef struct { __IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */ } FMC_Bank1E_TypeDef; /** * @brief Flexible Memory Controller Bank3 */ typedef struct { __IO uint32_t PCR; /*!< NAND Flash control register, Address offset: 0x80 */ __IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register, Address offset: 0x84 */ __IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register, Address offset: 0x88 */ __IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */ uint32_t RESERVED; /*!< Reserved, 0x90 */ __IO uint32_t ECCR; /*!< NAND Flash ECC result registers, Address offset: 0x94 */ } FMC_Bank3_TypeDef; /** * @brief Flexible Memory Controller Bank5_6 */ typedef struct { __IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */ __IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */ __IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */ __IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */ __IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */ } FMC_Bank5_6_TypeDef; /** * @brief General Purpose I/O */ typedef struct { __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ } GPIO_TypeDef; /** * @brief System configuration controller */ typedef struct { __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */ __IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */ __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */ __IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */ uint32_t RESERVED1[2]; /*!< Reserved, 0x24-0x28 */ __IO uint32_t CFGR; /*!< SYSCFG Configuration register, Address offset: 0x2C */ } SYSCFG_TypeDef; /** * @brief Inter-integrated Circuit Interface */ typedef struct { __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ __IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */ __IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */ __IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */ __IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */ __IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */ __IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */ __IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */ __IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */ } I2C_TypeDef; /** * @brief Inter-integrated Circuit Interface */ typedef struct { __IO uint32_t CR1; /*!< FMPI2C Control register 1, Address offset: 0x00 */ __IO uint32_t CR2; /*!< FMPI2C Control register 2, Address offset: 0x04 */ __IO uint32_t OAR1; /*!< FMPI2C Own address 1 register, Address offset: 0x08 */ __IO uint32_t OAR2; /*!< FMPI2C Own address 2 register, Address offset: 0x0C */ __IO uint32_t TIMINGR; /*!< FMPI2C Timing register, Address offset: 0x10 */ __IO uint32_t TIMEOUTR; /*!< FMPI2C Timeout register, Address offset: 0x14 */ __IO uint32_t ISR; /*!< FMPI2C Interrupt and status register, Address offset: 0x18 */ __IO uint32_t ICR; /*!< FMPI2C Interrupt clear register, Address offset: 0x1C */ __IO uint32_t PECR; /*!< FMPI2C PEC register, Address offset: 0x20 */ __IO uint32_t RXDR; /*!< FMPI2C Receive data register, Address offset: 0x24 */ __IO uint32_t TXDR; /*!< FMPI2C Transmit data register, Address offset: 0x28 */ } FMPI2C_TypeDef; /** * @brief Independent WATCHDOG */ typedef struct { __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ } IWDG_TypeDef; /** * @brief Power Control */ typedef struct { __IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */ __IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */ } PWR_TypeDef; /** * @brief Reset and Clock Control */ typedef struct { __IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */ __IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */ __IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */ __IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */ __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */ __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */ __IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */ uint32_t RESERVED0; /*!< Reserved, 0x1C */ __IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */ __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */ uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */ __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */ __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */ __IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */ uint32_t RESERVED2; /*!< Reserved, 0x3C */ __IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */ __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */ uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */ __IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */ __IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */ __IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */ uint32_t RESERVED4; /*!< Reserved, 0x5C */ __IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */ __IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */ uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */ __IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */ __IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */ uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */ __IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */ __IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */ __IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */ __IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */ __IO uint32_t CKGATENR; /*!< RCC Clocks Gated ENable Register, Address offset: 0x90 */ __IO uint32_t DCKCFGR2; /*!< RCC Dedicated Clocks configuration register 2, Address offset: 0x94 */ } RCC_TypeDef; /** * @brief Real-Time Clock */ typedef struct { __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ __IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */ __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ __IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */ __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */ __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */ uint32_t RESERVED7; /*!< Reserved, 0x4C */ __IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */ __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ } RTC_TypeDef; /** * @brief Serial Audio Interface */ typedef struct { __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ } SAI_TypeDef; typedef struct { __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ } SAI_Block_TypeDef; /** * @brief SD host Interface */ typedef struct { __IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */ __IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */ __IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */ __IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */ __IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */ __IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */ __IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */ __IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */ __IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */ __IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */ __IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */ __IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */ __IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */ __IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */ __IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */ __IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */ uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */ __IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */ uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */ __IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */ } SDIO_TypeDef; /** * @brief Serial Peripheral Interface */ typedef struct { __IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */ __IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */ __IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */ __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ __IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */ __IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */ __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ } SPI_TypeDef; /** * @brief QUAD Serial Peripheral Interface */ typedef struct { __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */ __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */ __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */ __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */ __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */ __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */ __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */ __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */ __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */ __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */ __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */ __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */ __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */ } QUADSPI_TypeDef; /** * @brief SPDIFRX Interface */ typedef struct { __IO uint32_t CR; /*!< Control register, Address offset: 0x00 */ __IO uint16_t IMR; /*!< Interrupt mask register, Address offset: 0x04 */ uint16_t RESERVED0; /*!< Reserved, 0x06 */ __IO uint32_t SR; /*!< Status register, Address offset: 0x08 */ __IO uint16_t IFCR; /*!< Interrupt Flag Clear register, Address offset: 0x0C */ uint16_t RESERVED1; /*!< Reserved, 0x0E */ __IO uint32_t DR; /*!< Data input register, Address offset: 0x10 */ __IO uint32_t CSR; /*!< Channel Status register, Address offset: 0x14 */ __IO uint32_t DIR; /*!< Debug Information register, Address offset: 0x18 */ uint16_t RESERVED2; /*!< Reserved, 0x1A */ } SPDIFRX_TypeDef; /** * @brief TIM */ typedef struct { __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ __IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */ __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ __IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */ } TIM_TypeDef; /** * @brief Universal Synchronous Asynchronous Receiver Transmitter */ typedef struct { __IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */ __IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */ __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */ __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */ __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */ __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */ __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */ } USART_TypeDef; /** * @brief Window WATCHDOG */ typedef struct { __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ } WWDG_TypeDef; /** * @brief USB_OTG_Core_Registers */ typedef struct { __IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */ __IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */ __IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */ __IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */ __IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */ __IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */ __IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */ __IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */ __IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */ __IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */ __IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */ __IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */ uint32_t Reserved30[2]; /*!< Reserved 030h */ __IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */ __IO uint32_t CID; /*!< User ID Register 03Ch */ uint32_t Reserved5[3]; /*!< Reserved 040h-048h */ __IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */ uint32_t Reserved6; /*!< Reserved 050h */ __IO uint32_t GLPMCFG; /*!< LPM Register 054h */ uint32_t Reserved; /*!< Reserved 058h */ __IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */ uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */ __IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */ __IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */ } USB_OTG_GlobalTypeDef; /** * @brief USB_OTG_device_Registers */ typedef struct { __IO uint32_t DCFG; /*!< dev Configuration Register 800h */ __IO uint32_t DCTL; /*!< dev Control Register 804h */ __IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */ uint32_t Reserved0C; /*!< Reserved 80Ch */ __IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */ __IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */ __IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */ __IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */ uint32_t Reserved20; /*!< Reserved 820h */ uint32_t Reserved9; /*!< Reserved 824h */ __IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */ __IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */ __IO uint32_t DTHRCTL; /*!< dev threshold 830h */ __IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */ __IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */ __IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */ uint32_t Reserved40; /*!< dedicated EP mask 840h */ __IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */ uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */ __IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */ } USB_OTG_DeviceTypeDef; /** * @brief USB_OTG_IN_Endpoint-Specific_Register */ typedef struct { __IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */ uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */ __IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */ uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */ __IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */ __IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */ __IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */ uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */ } USB_OTG_INEndpointTypeDef; /** * @brief USB_OTG_OUT_Endpoint-Specific_Registers */ typedef struct { __IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */ uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */ __IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */ uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */ __IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */ __IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */ uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */ } USB_OTG_OUTEndpointTypeDef; /** * @brief USB_OTG_Host_Mode_Register_Structures */ typedef struct { __IO uint32_t HCFG; /*!< Host Configuration Register 400h */ __IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */ __IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */ uint32_t Reserved40C; /*!< Reserved 40Ch */ __IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */ __IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */ __IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */ } USB_OTG_HostTypeDef; /** * @brief USB_OTG_Host_Channel_Specific_Registers */ typedef struct { __IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */ __IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */ __IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */ __IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */ __IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */ __IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */ uint32_t Reserved[2]; /*!< Reserved */ } USB_OTG_HostChannelTypeDef; /** * @} */ /** @addtogroup Peripheral_memory_map * @{ */ #define FLASH_BASE 0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region */ #define SRAM1_BASE 0x20000000UL /*!< SRAM1(112 KB) base address in the alias region */ #define SRAM2_BASE 0x2001C000UL /*!< SRAM2(16 KB) base address in the alias region */ #define PERIPH_BASE 0x40000000UL /*!< Peripheral base address in the alias region */ #define BKPSRAM_BASE 0x40024000UL /*!< Backup SRAM(4 KB) base address in the alias region */ #define FMC_R_BASE 0xA0000000UL /*!< FMC registers base address */ #define QSPI_R_BASE 0xA0001000UL /*!< QuadSPI registers base address */ #define SRAM1_BB_BASE 0x22000000UL /*!< SRAM1(112 KB) base address in the bit-band region */ #define SRAM2_BB_BASE 0x22380000UL /*!< SRAM2(16 KB) base address in the bit-band region */ #define PERIPH_BB_BASE 0x42000000UL /*!< Peripheral base address in the bit-band region */ #define BKPSRAM_BB_BASE 0x42480000UL /*!< Backup SRAM(4 KB) base address in the bit-band region */ #define FLASH_END 0x0807FFFFUL /*!< FLASH end address */ #define FLASH_OTP_BASE 0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area */ #define FLASH_OTP_END 0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area */ /* Legacy defines */ #define SRAM_BASE SRAM1_BASE #define SRAM_BB_BASE SRAM1_BB_BASE /*!< Peripheral memory map */ #define APB1PERIPH_BASE PERIPH_BASE #define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) #define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) #define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL) /*!< APB1 peripherals */ #define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL) #define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL) #define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL) #define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL) #define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL) #define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL) #define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL) #define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL) #define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL) #define RTC_BASE (APB1PERIPH_BASE + 0x2800UL) #define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL) #define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL) #define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL) #define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL) #define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000UL) #define USART2_BASE (APB1PERIPH_BASE + 0x4400UL) #define USART3_BASE (APB1PERIPH_BASE + 0x4800UL) #define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL) #define UART5_BASE (APB1PERIPH_BASE + 0x5000UL) #define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL) #define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL) #define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL) #define FMPI2C1_BASE (APB1PERIPH_BASE + 0x6000UL) #define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL) #define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL) #define CEC_BASE (APB1PERIPH_BASE + 0x6C00UL) #define PWR_BASE (APB1PERIPH_BASE + 0x7000UL) #define DAC_BASE (APB1PERIPH_BASE + 0x7400UL) /*!< APB2 peripherals */ #define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL) #define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL) #define USART1_BASE (APB2PERIPH_BASE + 0x1000UL) #define USART6_BASE (APB2PERIPH_BASE + 0x1400UL) #define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL) #define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL) #define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL) #define ADC123_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL) /* Legacy define */ #define ADC_BASE ADC123_COMMON_BASE #define SDIO_BASE (APB2PERIPH_BASE + 0x2C00UL) #define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL) #define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL) #define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL) #define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL) #define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL) #define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL) #define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL) #define SAI1_BASE (APB2PERIPH_BASE + 0x5800UL) #define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL) #define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL) #define SAI2_BASE (APB2PERIPH_BASE + 0x5C00UL) #define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL) #define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL) /*!< AHB1 peripherals */ #define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL) #define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL) #define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL) #define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL) #define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL) #define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL) #define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL) #define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL) #define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL) #define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL) #define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL) #define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL) #define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL) #define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL) #define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL) #define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL) #define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL) #define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL) #define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL) #define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL) #define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL) #define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL) #define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL) #define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL) #define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL) #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) #define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL) #define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL) #define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL) /*!< AHB2 peripherals */ #define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL) /*!< FMC Bankx registers base address */ #define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL) #define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL) #define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL) #define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL) /*!< Debug MCU registers base address */ #define DBGMCU_BASE 0xE0042000UL /*!< USB registers base address */ #define USB_OTG_HS_PERIPH_BASE 0x40040000UL #define USB_OTG_FS_PERIPH_BASE 0x50000000UL #define USB_OTG_GLOBAL_BASE 0x000UL #define USB_OTG_DEVICE_BASE 0x800UL #define USB_OTG_IN_ENDPOINT_BASE 0x900UL #define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL #define USB_OTG_EP_REG_SIZE 0x20UL #define USB_OTG_HOST_BASE 0x400UL #define USB_OTG_HOST_PORT_BASE 0x440UL #define USB_OTG_HOST_CHANNEL_BASE 0x500UL #define USB_OTG_HOST_CHANNEL_SIZE 0x20UL #define USB_OTG_PCGCCTL_BASE 0xE00UL #define USB_OTG_FIFO_BASE 0x1000UL #define USB_OTG_FIFO_SIZE 0x1000UL #define UID_BASE 0x1FFF7A10UL /*!< Unique device ID register base address */ #define FLASHSIZE_BASE 0x1FFF7A22UL /*!< FLASH Size register base address */ #define PACKAGE_BASE 0x1FFF7BF0UL /*!< Package size register base address */ /** * @} */ /** @addtogroup Peripheral_declaration * @{ */ #define TIM2 ((TIM_TypeDef *) TIM2_BASE) #define TIM3 ((TIM_TypeDef *) TIM3_BASE) #define TIM4 ((TIM_TypeDef *) TIM4_BASE) #define TIM5 ((TIM_TypeDef *) TIM5_BASE) #define TIM6 ((TIM_TypeDef *) TIM6_BASE) #define TIM7 ((TIM_TypeDef *) TIM7_BASE) #define TIM12 ((TIM_TypeDef *) TIM12_BASE) #define TIM13 ((TIM_TypeDef *) TIM13_BASE) #define TIM14 ((TIM_TypeDef *) TIM14_BASE) #define RTC ((RTC_TypeDef *) RTC_BASE) #define WWDG ((WWDG_TypeDef *) WWDG_BASE) #define IWDG ((IWDG_TypeDef *) IWDG_BASE) #define SPI2 ((SPI_TypeDef *) SPI2_BASE) #define SPI3 ((SPI_TypeDef *) SPI3_BASE) #define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE) #define USART2 ((USART_TypeDef *) USART2_BASE) #define USART3 ((USART_TypeDef *) USART3_BASE) #define UART4 ((USART_TypeDef *) UART4_BASE) #define UART5 ((USART_TypeDef *) UART5_BASE) #define I2C1 ((I2C_TypeDef *) I2C1_BASE) #define I2C2 ((I2C_TypeDef *) I2C2_BASE) #define I2C3 ((I2C_TypeDef *) I2C3_BASE) #define FMPI2C1 ((FMPI2C_TypeDef *) FMPI2C1_BASE) #define CAN1 ((CAN_TypeDef *) CAN1_BASE) #define CAN2 ((CAN_TypeDef *) CAN2_BASE) #define CEC ((CEC_TypeDef *) CEC_BASE) #define PWR ((PWR_TypeDef *) PWR_BASE) #define DAC1 ((DAC_TypeDef *) DAC_BASE) #define DAC ((DAC_TypeDef *) DAC_BASE) /* Kept for legacy purpose */ #define TIM1 ((TIM_TypeDef *) TIM1_BASE) #define TIM8 ((TIM_TypeDef *) TIM8_BASE) #define USART1 ((USART_TypeDef *) USART1_BASE) #define USART6 ((USART_TypeDef *) USART6_BASE) #define ADC1 ((ADC_TypeDef *) ADC1_BASE) #define ADC2 ((ADC_TypeDef *) ADC2_BASE) #define ADC3 ((ADC_TypeDef *) ADC3_BASE) #define ADC123_COMMON ((ADC_Common_TypeDef *) ADC123_COMMON_BASE) /* Legacy define */ #define ADC ADC123_COMMON #define SDIO ((SDIO_TypeDef *) SDIO_BASE) #define SPI1 ((SPI_TypeDef *) SPI1_BASE) #define SPI4 ((SPI_TypeDef *) SPI4_BASE) #define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) #define EXTI ((EXTI_TypeDef *) EXTI_BASE) #define TIM9 ((TIM_TypeDef *) TIM9_BASE) #define TIM10 ((TIM_TypeDef *) TIM10_BASE) #define TIM11 ((TIM_TypeDef *) TIM11_BASE) #define SAI1 ((SAI_TypeDef *) SAI1_BASE) #define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) #define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) #define SAI2 ((SAI_TypeDef *) SAI2_BASE) #define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE) #define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE) #define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) #define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) #define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) #define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) #define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) #define GPIOF ((GPIO_TypeDef *) GPIOF_BASE) #define GPIOG ((GPIO_TypeDef *) GPIOG_BASE) #define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) #define CRC ((CRC_TypeDef *) CRC_BASE) #define RCC ((RCC_TypeDef *) RCC_BASE) #define FLASH ((FLASH_TypeDef *) FLASH_R_BASE) #define DMA1 ((DMA_TypeDef *) DMA1_BASE) #define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE) #define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE) #define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE) #define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE) #define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE) #define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE) #define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE) #define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE) #define DMA2 ((DMA_TypeDef *) DMA2_BASE) #define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE) #define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE) #define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE) #define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE) #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE) #define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE) #define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE) #define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE) #define DCMI ((DCMI_TypeDef *) DCMI_BASE) #define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE) #define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE) #define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE) #define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE) #define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE) #define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) #define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE) #define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE) /** * @} */ /** @addtogroup Exported_constants * @{ */ /** @addtogroup Hardware_Constant_Definition * @{ */ #define LSI_STARTUP_TIME 40U /*!< LSI Maximum startup time in us */ /** * @} */ /** @addtogroup Peripheral_Registers_Bits_Definition * @{ */ /******************************************************************************/ /* Peripheral Registers_Bits_Definition */ /******************************************************************************/ /******************************************************************************/ /* */ /* Analog to Digital Converter */ /* */ /******************************************************************************/ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define ADC_MULTIMODE_SUPPORT /*!<ADC Multimode feature available on specific devices */ /******************** Bit definition for ADC_SR register ********************/ #define ADC_SR_AWD_Pos (0U) #define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos) /*!< 0x00000001 */ #define ADC_SR_AWD ADC_SR_AWD_Msk /*!<Analog watchdog flag */ #define ADC_SR_EOC_Pos (1U) #define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos) /*!< 0x00000002 */ #define ADC_SR_EOC ADC_SR_EOC_Msk /*!<End of conversion */ #define ADC_SR_JEOC_Pos (2U) #define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos) /*!< 0x00000004 */ #define ADC_SR_JEOC ADC_SR_JEOC_Msk /*!<Injected channel end of conversion */ #define ADC_SR_JSTRT_Pos (3U) #define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos) /*!< 0x00000008 */ #define ADC_SR_JSTRT ADC_SR_JSTRT_Msk /*!<Injected channel Start flag */ #define ADC_SR_STRT_Pos (4U) #define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos) /*!< 0x00000010 */ #define ADC_SR_STRT ADC_SR_STRT_Msk /*!<Regular channel Start flag */ #define ADC_SR_OVR_Pos (5U) #define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos) /*!< 0x00000020 */ #define ADC_SR_OVR ADC_SR_OVR_Msk /*!<Overrun flag */ /******************* Bit definition for ADC_CR1 register ********************/ #define ADC_CR1_AWDCH_Pos (0U) #define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos) /*!< 0x0000001F */ #define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */ #define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000001 */ #define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000002 */ #define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000004 */ #define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000008 */ #define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos) /*!< 0x00000010 */ #define ADC_CR1_EOCIE_Pos (5U) #define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos) /*!< 0x00000020 */ #define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk /*!<Interrupt enable for EOC */ #define ADC_CR1_AWDIE_Pos (6U) #define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos) /*!< 0x00000040 */ #define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk /*!<AAnalog Watchdog interrupt enable */ #define ADC_CR1_JEOCIE_Pos (7U) #define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos) /*!< 0x00000080 */ #define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk /*!<Interrupt enable for injected channels */ #define ADC_CR1_SCAN_Pos (8U) #define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos) /*!< 0x00000100 */ #define ADC_CR1_SCAN ADC_CR1_SCAN_Msk /*!<Scan mode */ #define ADC_CR1_AWDSGL_Pos (9U) #define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos) /*!< 0x00000200 */ #define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk /*!<Enable the watchdog on a single channel in scan mode */ #define ADC_CR1_JAUTO_Pos (10U) #define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos) /*!< 0x00000400 */ #define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk /*!<Automatic injected group conversion */ #define ADC_CR1_DISCEN_Pos (11U) #define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos) /*!< 0x00000800 */ #define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk /*!<Discontinuous mode on regular channels */ #define ADC_CR1_JDISCEN_Pos (12U) #define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos) /*!< 0x00001000 */ #define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk /*!<Discontinuous mode on injected channels */ #define ADC_CR1_DISCNUM_Pos (13U) #define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos) /*!< 0x0000E000 */ #define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */ #define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00002000 */ #define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00004000 */ #define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos) /*!< 0x00008000 */ #define ADC_CR1_JAWDEN_Pos (22U) #define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos) /*!< 0x00400000 */ #define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk /*!<Analog watchdog enable on injected channels */ #define ADC_CR1_AWDEN_Pos (23U) #define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos) /*!< 0x00800000 */ #define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk /*!<Analog watchdog enable on regular channels */ #define ADC_CR1_RES_Pos (24U) #define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos) /*!< 0x03000000 */ #define ADC_CR1_RES ADC_CR1_RES_Msk /*!<RES[2:0] bits (Resolution) */ #define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos) /*!< 0x01000000 */ #define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos) /*!< 0x02000000 */ #define ADC_CR1_OVRIE_Pos (26U) #define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos) /*!< 0x04000000 */ #define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk /*!<overrun interrupt enable */ /******************* Bit definition for ADC_CR2 register ********************/ #define ADC_CR2_ADON_Pos (0U) #define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos) /*!< 0x00000001 */ #define ADC_CR2_ADON ADC_CR2_ADON_Msk /*!<A/D Converter ON / OFF */ #define ADC_CR2_CONT_Pos (1U) #define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos) /*!< 0x00000002 */ #define ADC_CR2_CONT ADC_CR2_CONT_Msk /*!<Continuous Conversion */ #define ADC_CR2_DMA_Pos (8U) #define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos) /*!< 0x00000100 */ #define ADC_CR2_DMA ADC_CR2_DMA_Msk /*!<Direct Memory access mode */ #define ADC_CR2_DDS_Pos (9U) #define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos) /*!< 0x00000200 */ #define ADC_CR2_DDS ADC_CR2_DDS_Msk /*!<DMA disable selection (Single ADC) */ #define ADC_CR2_EOCS_Pos (10U) #define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos) /*!< 0x00000400 */ #define ADC_CR2_EOCS ADC_CR2_EOCS_Msk /*!<End of conversion selection */ #define ADC_CR2_ALIGN_Pos (11U) #define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos) /*!< 0x00000800 */ #define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk /*!<Data Alignment */ #define ADC_CR2_JEXTSEL_Pos (16U) #define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos) /*!< 0x000F0000 */ #define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk /*!<JEXTSEL[3:0] bits (External event select for injected group) */ #define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00010000 */ #define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00020000 */ #define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00040000 */ #define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos) /*!< 0x00080000 */ #define ADC_CR2_JEXTEN_Pos (20U) #define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00300000 */ #define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */ #define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00100000 */ #define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos) /*!< 0x00200000 */ #define ADC_CR2_JSWSTART_Pos (22U) #define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos) /*!< 0x00400000 */ #define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk /*!<Start Conversion of injected channels */ #define ADC_CR2_EXTSEL_Pos (24U) #define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos) /*!< 0x0F000000 */ #define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk /*!<EXTSEL[3:0] bits (External Event Select for regular group) */ #define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos) /*!< 0x01000000 */ #define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos) /*!< 0x02000000 */ #define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos) /*!< 0x04000000 */ #define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos) /*!< 0x08000000 */ #define ADC_CR2_EXTEN_Pos (28U) #define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos) /*!< 0x30000000 */ #define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */ #define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos) /*!< 0x10000000 */ #define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos) /*!< 0x20000000 */ #define ADC_CR2_SWSTART_Pos (30U) #define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos) /*!< 0x40000000 */ #define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk /*!<Start Conversion of regular channels */ /****************** Bit definition for ADC_SMPR1 register *******************/ #define ADC_SMPR1_SMP10_Pos (0U) #define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000007 */ #define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */ #define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000001 */ #define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000002 */ #define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos) /*!< 0x00000004 */ #define ADC_SMPR1_SMP11_Pos (3U) #define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000038 */ #define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */ #define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000008 */ #define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000010 */ #define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos) /*!< 0x00000020 */ #define ADC_SMPR1_SMP12_Pos (6U) #define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos) /*!< 0x000001C0 */ #define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */ #define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000040 */ #define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000080 */ #define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos) /*!< 0x00000100 */ #define ADC_SMPR1_SMP13_Pos (9U) #define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000E00 */ #define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */ #define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000200 */ #define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000400 */ #define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos) /*!< 0x00000800 */ #define ADC_SMPR1_SMP14_Pos (12U) #define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00007000 */ #define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */ #define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00001000 */ #define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00002000 */ #define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos) /*!< 0x00004000 */ #define ADC_SMPR1_SMP15_Pos (15U) #define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00038000 */ #define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */ #define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00008000 */ #define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00010000 */ #define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos) /*!< 0x00020000 */ #define ADC_SMPR1_SMP16_Pos (18U) #define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos) /*!< 0x001C0000 */ #define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */ #define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00040000 */ #define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00080000 */ #define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos) /*!< 0x00100000 */ #define ADC_SMPR1_SMP17_Pos (21U) #define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00E00000 */ #define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */ #define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00200000 */ #define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00400000 */ #define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos) /*!< 0x00800000 */ #define ADC_SMPR1_SMP18_Pos (24U) #define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos) /*!< 0x07000000 */ #define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */ #define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos) /*!< 0x01000000 */ #define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos) /*!< 0x02000000 */ #define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos) /*!< 0x04000000 */ /****************** Bit definition for ADC_SMPR2 register *******************/ #define ADC_SMPR2_SMP0_Pos (0U) #define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000007 */ #define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */ #define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000001 */ #define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000002 */ #define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos) /*!< 0x00000004 */ #define ADC_SMPR2_SMP1_Pos (3U) #define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000038 */ #define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */ #define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000008 */ #define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000010 */ #define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos) /*!< 0x00000020 */ #define ADC_SMPR2_SMP2_Pos (6U) #define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos) /*!< 0x000001C0 */ #define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */ #define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000040 */ #define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000080 */ #define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos) /*!< 0x00000100 */ #define ADC_SMPR2_SMP3_Pos (9U) #define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000E00 */ #define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */ #define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000200 */ #define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000400 */ #define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos) /*!< 0x00000800 */ #define ADC_SMPR2_SMP4_Pos (12U) #define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00007000 */ #define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */ #define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00001000 */ #define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00002000 */ #define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos) /*!< 0x00004000 */ #define ADC_SMPR2_SMP5_Pos (15U) #define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00038000 */ #define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */ #define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00008000 */ #define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00010000 */ #define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos) /*!< 0x00020000 */ #define ADC_SMPR2_SMP6_Pos (18U) #define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos) /*!< 0x001C0000 */ #define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */ #define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00040000 */ #define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00080000 */ #define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos) /*!< 0x00100000 */ #define ADC_SMPR2_SMP7_Pos (21U) #define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00E00000 */ #define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */ #define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00200000 */ #define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00400000 */ #define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos) /*!< 0x00800000 */ #define ADC_SMPR2_SMP8_Pos (24U) #define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos) /*!< 0x07000000 */ #define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */ #define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos) /*!< 0x01000000 */ #define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos) /*!< 0x02000000 */ #define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos) /*!< 0x04000000 */ #define ADC_SMPR2_SMP9_Pos (27U) #define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos) /*!< 0x38000000 */ #define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */ #define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos) /*!< 0x08000000 */ #define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos) /*!< 0x10000000 */ #define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos) /*!< 0x20000000 */ /****************** Bit definition for ADC_JOFR1 register *******************/ #define ADC_JOFR1_JOFFSET1_Pos (0U) #define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos) /*!< 0x00000FFF */ #define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk /*!<Data offset for injected channel 1 */ /****************** Bit definition for ADC_JOFR2 register *******************/ #define ADC_JOFR2_JOFFSET2_Pos (0U) #define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos) /*!< 0x00000FFF */ #define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk /*!<Data offset for injected channel 2 */ /****************** Bit definition for ADC_JOFR3 register *******************/ #define ADC_JOFR3_JOFFSET3_Pos (0U) #define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos) /*!< 0x00000FFF */ #define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk /*!<Data offset for injected channel 3 */ /****************** Bit definition for ADC_JOFR4 register *******************/ #define ADC_JOFR4_JOFFSET4_Pos (0U) #define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos) /*!< 0x00000FFF */ #define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk /*!<Data offset for injected channel 4 */ /******************* Bit definition for ADC_HTR register ********************/ #define ADC_HTR_HT_Pos (0U) #define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos) /*!< 0x00000FFF */ #define ADC_HTR_HT ADC_HTR_HT_Msk /*!<Analog watchdog high threshold */ /******************* Bit definition for ADC_LTR register ********************/ #define ADC_LTR_LT_Pos (0U) #define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos) /*!< 0x00000FFF */ #define ADC_LTR_LT ADC_LTR_LT_Msk /*!<Analog watchdog low threshold */ /******************* Bit definition for ADC_SQR1 register *******************/ #define ADC_SQR1_SQ13_Pos (0U) #define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos) /*!< 0x0000001F */ #define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk /*!<SQ13[4:0] bits (13th conversion in regular sequence) */ #define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000001 */ #define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000002 */ #define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000004 */ #define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000008 */ #define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos) /*!< 0x00000010 */ #define ADC_SQR1_SQ14_Pos (5U) #define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos) /*!< 0x000003E0 */ #define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk /*!<SQ14[4:0] bits (14th conversion in regular sequence) */ #define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000020 */ #define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000040 */ #define ADC_SQR1_SQ14_2 (0x04UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000080 */ #define ADC_SQR1_SQ14_3 (0x08UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000100 */ #define ADC_SQR1_SQ14_4 (0x10UL << ADC_SQR1_SQ14_Pos) /*!< 0x00000200 */ #define ADC_SQR1_SQ15_Pos (10U) #define ADC_SQR1_SQ15_Msk (0x1FUL << ADC_SQR1_SQ15_Pos) /*!< 0x00007C00 */ #define ADC_SQR1_SQ15 ADC_SQR1_SQ15_Msk /*!<SQ15[4:0] bits (15th conversion in regular sequence) */ #define ADC_SQR1_SQ15_0 (0x01UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000400 */ #define ADC_SQR1_SQ15_1 (0x02UL << ADC_SQR1_SQ15_Pos) /*!< 0x00000800 */ #define ADC_SQR1_SQ15_2 (0x04UL << ADC_SQR1_SQ15_Pos) /*!< 0x00001000 */ #define ADC_SQR1_SQ15_3 (0x08UL << ADC_SQR1_SQ15_Pos) /*!< 0x00002000 */ #define ADC_SQR1_SQ15_4 (0x10UL << ADC_SQR1_SQ15_Pos) /*!< 0x00004000 */ #define ADC_SQR1_SQ16_Pos (15U) #define ADC_SQR1_SQ16_Msk (0x1FUL << ADC_SQR1_SQ16_Pos) /*!< 0x000F8000 */ #define ADC_SQR1_SQ16 ADC_SQR1_SQ16_Msk /*!<SQ16[4:0] bits (16th conversion in regular sequence) */ #define ADC_SQR1_SQ16_0 (0x01UL << ADC_SQR1_SQ16_Pos) /*!< 0x00008000 */ #define ADC_SQR1_SQ16_1 (0x02UL << ADC_SQR1_SQ16_Pos) /*!< 0x00010000 */ #define ADC_SQR1_SQ16_2 (0x04UL << ADC_SQR1_SQ16_Pos) /*!< 0x00020000 */ #define ADC_SQR1_SQ16_3 (0x08UL << ADC_SQR1_SQ16_Pos) /*!< 0x00040000 */ #define ADC_SQR1_SQ16_4 (0x10UL << ADC_SQR1_SQ16_Pos) /*!< 0x00080000 */ #define ADC_SQR1_L_Pos (20U) #define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x00F00000 */ #define ADC_SQR1_L ADC_SQR1_L_Msk /*!<L[3:0] bits (Regular channel sequence length) */ #define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00100000 */ #define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00200000 */ #define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00400000 */ #define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00800000 */ /******************* Bit definition for ADC_SQR2 register *******************/ #define ADC_SQR2_SQ7_Pos (0U) #define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0000001F */ #define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!<SQ7[4:0] bits (7th conversion in regular sequence) */ #define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000001 */ #define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000002 */ #define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000004 */ #define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000008 */ #define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00000010 */ #define ADC_SQR2_SQ8_Pos (5U) #define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x000003E0 */ #define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!<SQ8[4:0] bits (8th conversion in regular sequence) */ #define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000020 */ #define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000040 */ #define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000080 */ #define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000100 */ #define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00000200 */ #define ADC_SQR2_SQ9_Pos (10U) #define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x00007C00 */ #define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!<SQ9[4:0] bits (9th conversion in regular sequence) */ #define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000400 */ #define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x00000800 */ #define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x00001000 */ #define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x00002000 */ #define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x00004000 */ #define ADC_SQR2_SQ10_Pos (15U) #define ADC_SQR2_SQ10_Msk (0x1FUL << ADC_SQR2_SQ10_Pos) /*!< 0x000F8000 */ #define ADC_SQR2_SQ10 ADC_SQR2_SQ10_Msk /*!<SQ10[4:0] bits (10th conversion in regular sequence) */ #define ADC_SQR2_SQ10_0 (0x01UL << ADC_SQR2_SQ10_Pos) /*!< 0x00008000 */ #define ADC_SQR2_SQ10_1 (0x02UL << ADC_SQR2_SQ10_Pos) /*!< 0x00010000 */ #define ADC_SQR2_SQ10_2 (0x04UL << ADC_SQR2_SQ10_Pos) /*!< 0x00020000 */ #define ADC_SQR2_SQ10_3 (0x08UL << ADC_SQR2_SQ10_Pos) /*!< 0x00040000 */ #define ADC_SQR2_SQ10_4 (0x10UL << ADC_SQR2_SQ10_Pos) /*!< 0x00080000 */ #define ADC_SQR2_SQ11_Pos (20U) #define ADC_SQR2_SQ11_Msk (0x1FUL << ADC_SQR2_SQ11_Pos) /*!< 0x01F00000 */ #define ADC_SQR2_SQ11 ADC_SQR2_SQ11_Msk /*!<SQ11[4:0] bits (11th conversion in regular sequence) */ #define ADC_SQR2_SQ11_0 (0x01UL << ADC_SQR2_SQ11_Pos) /*!< 0x00100000 */ #define ADC_SQR2_SQ11_1 (0x02UL << ADC_SQR2_SQ11_Pos) /*!< 0x00200000 */ #define ADC_SQR2_SQ11_2 (0x04UL << ADC_SQR2_SQ11_Pos) /*!< 0x00400000 */ #define ADC_SQR2_SQ11_3 (0x08UL << ADC_SQR2_SQ11_Pos) /*!< 0x00800000 */ #define ADC_SQR2_SQ11_4 (0x10UL << ADC_SQR2_SQ11_Pos) /*!< 0x01000000 */ #define ADC_SQR2_SQ12_Pos (25U) #define ADC_SQR2_SQ12_Msk (0x1FUL << ADC_SQR2_SQ12_Pos) /*!< 0x3E000000 */ #define ADC_SQR2_SQ12 ADC_SQR2_SQ12_Msk /*!<SQ12[4:0] bits (12th conversion in regular sequence) */ #define ADC_SQR2_SQ12_0 (0x01UL << ADC_SQR2_SQ12_Pos) /*!< 0x02000000 */ #define ADC_SQR2_SQ12_1 (0x02UL << ADC_SQR2_SQ12_Pos) /*!< 0x04000000 */ #define ADC_SQR2_SQ12_2 (0x04UL << ADC_SQR2_SQ12_Pos) /*!< 0x08000000 */ #define ADC_SQR2_SQ12_3 (0x08UL << ADC_SQR2_SQ12_Pos) /*!< 0x10000000 */ #define ADC_SQR2_SQ12_4 (0x10UL << ADC_SQR2_SQ12_Pos) /*!< 0x20000000 */ /******************* Bit definition for ADC_SQR3 register *******************/ #define ADC_SQR3_SQ1_Pos (0U) #define ADC_SQR3_SQ1_Msk (0x1FUL << ADC_SQR3_SQ1_Pos) /*!< 0x0000001F */ #define ADC_SQR3_SQ1 ADC_SQR3_SQ1_Msk /*!<SQ1[4:0] bits (1st conversion in regular sequence) */ #define ADC_SQR3_SQ1_0 (0x01UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000001 */ #define ADC_SQR3_SQ1_1 (0x02UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000002 */ #define ADC_SQR3_SQ1_2 (0x04UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000004 */ #define ADC_SQR3_SQ1_3 (0x08UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000008 */ #define ADC_SQR3_SQ1_4 (0x10UL << ADC_SQR3_SQ1_Pos) /*!< 0x00000010 */ #define ADC_SQR3_SQ2_Pos (5U) #define ADC_SQR3_SQ2_Msk (0x1FUL << ADC_SQR3_SQ2_Pos) /*!< 0x000003E0 */ #define ADC_SQR3_SQ2 ADC_SQR3_SQ2_Msk /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */ #define ADC_SQR3_SQ2_0 (0x01UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000020 */ #define ADC_SQR3_SQ2_1 (0x02UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000040 */ #define ADC_SQR3_SQ2_2 (0x04UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000080 */ #define ADC_SQR3_SQ2_3 (0x08UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000100 */ #define ADC_SQR3_SQ2_4 (0x10UL << ADC_SQR3_SQ2_Pos) /*!< 0x00000200 */ #define ADC_SQR3_SQ3_Pos (10U) #define ADC_SQR3_SQ3_Msk (0x1FUL << ADC_SQR3_SQ3_Pos) /*!< 0x00007C00 */ #define ADC_SQR3_SQ3 ADC_SQR3_SQ3_Msk /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */ #define ADC_SQR3_SQ3_0 (0x01UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000400 */ #define ADC_SQR3_SQ3_1 (0x02UL << ADC_SQR3_SQ3_Pos) /*!< 0x00000800 */ #define ADC_SQR3_SQ3_2 (0x04UL << ADC_SQR3_SQ3_Pos) /*!< 0x00001000 */ #define ADC_SQR3_SQ3_3 (0x08UL << ADC_SQR3_SQ3_Pos) /*!< 0x00002000 */ #define ADC_SQR3_SQ3_4 (0x10UL << ADC_SQR3_SQ3_Pos) /*!< 0x00004000 */ #define ADC_SQR3_SQ4_Pos (15U) #define ADC_SQR3_SQ4_Msk (0x1FUL << ADC_SQR3_SQ4_Pos) /*!< 0x000F8000 */ #define ADC_SQR3_SQ4 ADC_SQR3_SQ4_Msk /*!<SQ4[4:0] bits (4th conversion in regular sequence) */ #define ADC_SQR3_SQ4_0 (0x01UL << ADC_SQR3_SQ4_Pos) /*!< 0x00008000 */ #define ADC_SQR3_SQ4_1 (0x02UL << ADC_SQR3_SQ4_Pos) /*!< 0x00010000 */ #define ADC_SQR3_SQ4_2 (0x04UL << ADC_SQR3_SQ4_Pos) /*!< 0x00020000 */ #define ADC_SQR3_SQ4_3 (0x08UL << ADC_SQR3_SQ4_Pos) /*!< 0x00040000 */ #define ADC_SQR3_SQ4_4 (0x10UL << ADC_SQR3_SQ4_Pos) /*!< 0x00080000 */ #define ADC_SQR3_SQ5_Pos (20U) #define ADC_SQR3_SQ5_Msk (0x1FUL << ADC_SQR3_SQ5_Pos) /*!< 0x01F00000 */ #define ADC_SQR3_SQ5 ADC_SQR3_SQ5_Msk /*!<SQ5[4:0] bits (5th conversion in regular sequence) */ #define ADC_SQR3_SQ5_0 (0x01UL << ADC_SQR3_SQ5_Pos) /*!< 0x00100000 */ #define ADC_SQR3_SQ5_1 (0x02UL << ADC_SQR3_SQ5_Pos) /*!< 0x00200000 */ #define ADC_SQR3_SQ5_2 (0x04UL << ADC_SQR3_SQ5_Pos) /*!< 0x00400000 */ #define ADC_SQR3_SQ5_3 (0x08UL << ADC_SQR3_SQ5_Pos) /*!< 0x00800000 */ #define ADC_SQR3_SQ5_4 (0x10UL << ADC_SQR3_SQ5_Pos) /*!< 0x01000000 */ #define ADC_SQR3_SQ6_Pos (25U) #define ADC_SQR3_SQ6_Msk (0x1FUL << ADC_SQR3_SQ6_Pos) /*!< 0x3E000000 */ #define ADC_SQR3_SQ6 ADC_SQR3_SQ6_Msk /*!<SQ6[4:0] bits (6th conversion in regular sequence) */ #define ADC_SQR3_SQ6_0 (0x01UL << ADC_SQR3_SQ6_Pos) /*!< 0x02000000 */ #define ADC_SQR3_SQ6_1 (0x02UL << ADC_SQR3_SQ6_Pos) /*!< 0x04000000 */ #define ADC_SQR3_SQ6_2 (0x04UL << ADC_SQR3_SQ6_Pos) /*!< 0x08000000 */ #define ADC_SQR3_SQ6_3 (0x08UL << ADC_SQR3_SQ6_Pos) /*!< 0x10000000 */ #define ADC_SQR3_SQ6_4 (0x10UL << ADC_SQR3_SQ6_Pos) /*!< 0x20000000 */ /******************* Bit definition for ADC_JSQR register *******************/ #define ADC_JSQR_JSQ1_Pos (0U) #define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x0000001F */ #define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */ #define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000001 */ #define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000002 */ #define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000004 */ #define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000008 */ #define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000010 */ #define ADC_JSQR_JSQ2_Pos (5U) #define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x000003E0 */ #define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */ #define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000020 */ #define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000040 */ #define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000080 */ #define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000100 */ #define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00000200 */ #define ADC_JSQR_JSQ3_Pos (10U) #define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x00007C00 */ #define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */ #define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000400 */ #define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00000800 */ #define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00001000 */ #define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00002000 */ #define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00004000 */ #define ADC_JSQR_JSQ4_Pos (15U) #define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x000F8000 */ #define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */ #define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00008000 */ #define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00010000 */ #define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00020000 */ #define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00040000 */ #define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x00080000 */ #define ADC_JSQR_JL_Pos (20U) #define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00300000 */ #define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!<JL[1:0] bits (Injected Sequence length) */ #define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00100000 */ #define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00200000 */ /******************* Bit definition for ADC_JDR1 register *******************/ #define ADC_JDR1_JDATA_Pos (0U) #define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ #define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!<Injected data */ /******************* Bit definition for ADC_JDR2 register *******************/ #define ADC_JDR2_JDATA_Pos (0U) #define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ #define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!<Injected data */ /******************* Bit definition for ADC_JDR3 register *******************/ #define ADC_JDR3_JDATA_Pos (0U) #define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ #define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!<Injected data */ /******************* Bit definition for ADC_JDR4 register *******************/ #define ADC_JDR4_JDATA_Pos (0U) #define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ #define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!<Injected data */ /******************** Bit definition for ADC_DR register ********************/ #define ADC_DR_DATA_Pos (0U) #define ADC_DR_DATA_Msk (0xFFFFUL << ADC_DR_DATA_Pos) /*!< 0x0000FFFF */ #define ADC_DR_DATA ADC_DR_DATA_Msk /*!<Regular data */ #define ADC_DR_ADC2DATA_Pos (16U) #define ADC_DR_ADC2DATA_Msk (0xFFFFUL << ADC_DR_ADC2DATA_Pos) /*!< 0xFFFF0000 */ #define ADC_DR_ADC2DATA ADC_DR_ADC2DATA_Msk /*!<ADC2 data */ /******************* Bit definition for ADC_CSR register ********************/ #define ADC_CSR_AWD1_Pos (0U) #define ADC_CSR_AWD1_Msk (0x1UL << ADC_CSR_AWD1_Pos) /*!< 0x00000001 */ #define ADC_CSR_AWD1 ADC_CSR_AWD1_Msk /*!<ADC1 Analog watchdog flag */ #define ADC_CSR_EOC1_Pos (1U) #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */ #define ADC_CSR_EOC1 ADC_CSR_EOC1_Msk /*!<ADC1 End of conversion */ #define ADC_CSR_JEOC1_Pos (2U) #define ADC_CSR_JEOC1_Msk (0x1UL << ADC_CSR_JEOC1_Pos) /*!< 0x00000004 */ #define ADC_CSR_JEOC1 ADC_CSR_JEOC1_Msk /*!<ADC1 Injected channel end of conversion */ #define ADC_CSR_JSTRT1_Pos (3U) #define ADC_CSR_JSTRT1_Msk (0x1UL << ADC_CSR_JSTRT1_Pos) /*!< 0x00000008 */ #define ADC_CSR_JSTRT1 ADC_CSR_JSTRT1_Msk /*!<ADC1 Injected channel Start flag */ #define ADC_CSR_STRT1_Pos (4U) #define ADC_CSR_STRT1_Msk (0x1UL << ADC_CSR_STRT1_Pos) /*!< 0x00000010 */ #define ADC_CSR_STRT1 ADC_CSR_STRT1_Msk /*!<ADC1 Regular channel Start flag */ #define ADC_CSR_OVR1_Pos (5U) #define ADC_CSR_OVR1_Msk (0x1UL << ADC_CSR_OVR1_Pos) /*!< 0x00000020 */ #define ADC_CSR_OVR1 ADC_CSR_OVR1_Msk /*!<ADC1 DMA overrun flag */ #define ADC_CSR_AWD2_Pos (8U) #define ADC_CSR_AWD2_Msk (0x1UL << ADC_CSR_AWD2_Pos) /*!< 0x00000100 */ #define ADC_CSR_AWD2 ADC_CSR_AWD2_Msk /*!<ADC2 Analog watchdog flag */ #define ADC_CSR_EOC2_Pos (9U) #define ADC_CSR_EOC2_Msk (0x1UL << ADC_CSR_EOC2_Pos) /*!< 0x00000200 */ #define ADC_CSR_EOC2 ADC_CSR_EOC2_Msk /*!<ADC2 End of conversion */ #define ADC_CSR_JEOC2_Pos (10U) #define ADC_CSR_JEOC2_Msk (0x1UL << ADC_CSR_JEOC2_Pos) /*!< 0x00000400 */ #define ADC_CSR_JEOC2 ADC_CSR_JEOC2_Msk /*!<ADC2 Injected channel end of conversion */ #define ADC_CSR_JSTRT2_Pos (11U) #define ADC_CSR_JSTRT2_Msk (0x1UL << ADC_CSR_JSTRT2_Pos) /*!< 0x00000800 */ #define ADC_CSR_JSTRT2 ADC_CSR_JSTRT2_Msk /*!<ADC2 Injected channel Start flag */ #define ADC_CSR_STRT2_Pos (12U) #define ADC_CSR_STRT2_Msk (0x1UL << ADC_CSR_STRT2_Pos) /*!< 0x00001000 */ #define ADC_CSR_STRT2 ADC_CSR_STRT2_Msk /*!<ADC2 Regular channel Start flag */ #define ADC_CSR_OVR2_Pos (13U) #define ADC_CSR_OVR2_Msk (0x1UL << ADC_CSR_OVR2_Pos) /*!< 0x00002000 */ #define ADC_CSR_OVR2 ADC_CSR_OVR2_Msk /*!<ADC2 DMA overrun flag */ #define ADC_CSR_AWD3_Pos (16U) #define ADC_CSR_AWD3_Msk (0x1UL << ADC_CSR_AWD3_Pos) /*!< 0x00010000 */ #define ADC_CSR_AWD3 ADC_CSR_AWD3_Msk /*!<ADC3 Analog watchdog flag */ #define ADC_CSR_EOC3_Pos (17U) #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */ #define ADC_CSR_EOC3 ADC_CSR_EOC3_Msk /*!<ADC3 End of conversion */ #define ADC_CSR_JEOC3_Pos (18U) #define ADC_CSR_JEOC3_Msk (0x1UL << ADC_CSR_JEOC3_Pos) /*!< 0x00040000 */ #define ADC_CSR_JEOC3 ADC_CSR_JEOC3_Msk /*!<ADC3 Injected channel end of conversion */ #define ADC_CSR_JSTRT3_Pos (19U) #define ADC_CSR_JSTRT3_Msk (0x1UL << ADC_CSR_JSTRT3_Pos) /*!< 0x00080000 */ #define ADC_CSR_JSTRT3 ADC_CSR_JSTRT3_Msk /*!<ADC3 Injected channel Start flag */ #define ADC_CSR_STRT3_Pos (20U) #define ADC_CSR_STRT3_Msk (0x1UL << ADC_CSR_STRT3_Pos) /*!< 0x00100000 */ #define ADC_CSR_STRT3 ADC_CSR_STRT3_Msk /*!<ADC3 Regular channel Start flag */ #define ADC_CSR_OVR3_Pos (21U) #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */ #define ADC_CSR_OVR3 ADC_CSR_OVR3_Msk /*!<ADC3 DMA overrun flag */ /* Legacy defines */ #define ADC_CSR_DOVR1 ADC_CSR_OVR1 #define ADC_CSR_DOVR2 ADC_CSR_OVR2 #define ADC_CSR_DOVR3 ADC_CSR_OVR3 /******************* Bit definition for ADC_CCR register ********************/ #define ADC_CCR_MULTI_Pos (0U) #define ADC_CCR_MULTI_Msk (0x1FUL << ADC_CCR_MULTI_Pos) /*!< 0x0000001F */ #define ADC_CCR_MULTI ADC_CCR_MULTI_Msk /*!<MULTI[4:0] bits (Multi-ADC mode selection) */ #define ADC_CCR_MULTI_0 (0x01UL << ADC_CCR_MULTI_Pos) /*!< 0x00000001 */ #define ADC_CCR_MULTI_1 (0x02UL << ADC_CCR_MULTI_Pos) /*!< 0x00000002 */ #define ADC_CCR_MULTI_2 (0x04UL << ADC_CCR_MULTI_Pos) /*!< 0x00000004 */ #define ADC_CCR_MULTI_3 (0x08UL << ADC_CCR_MULTI_Pos) /*!< 0x00000008 */ #define ADC_CCR_MULTI_4 (0x10UL << ADC_CCR_MULTI_Pos) /*!< 0x00000010 */ #define ADC_CCR_DELAY_Pos (8U) #define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ #define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */ #define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ #define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ #define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ #define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ #define ADC_CCR_DDS_Pos (13U) #define ADC_CCR_DDS_Msk (0x1UL << ADC_CCR_DDS_Pos) /*!< 0x00002000 */ #define ADC_CCR_DDS ADC_CCR_DDS_Msk /*!<DMA disable selection (Multi-ADC mode) */ #define ADC_CCR_DMA_Pos (14U) #define ADC_CCR_DMA_Msk (0x3UL << ADC_CCR_DMA_Pos) /*!< 0x0000C000 */ #define ADC_CCR_DMA ADC_CCR_DMA_Msk /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */ #define ADC_CCR_DMA_0 (0x1UL << ADC_CCR_DMA_Pos) /*!< 0x00004000 */ #define ADC_CCR_DMA_1 (0x2UL << ADC_CCR_DMA_Pos) /*!< 0x00008000 */ #define ADC_CCR_ADCPRE_Pos (16U) #define ADC_CCR_ADCPRE_Msk (0x3UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00030000 */ #define ADC_CCR_ADCPRE ADC_CCR_ADCPRE_Msk /*!<ADCPRE[1:0] bits (ADC prescaler) */ #define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00010000 */ #define ADC_CCR_ADCPRE_1 (0x2UL << ADC_CCR_ADCPRE_Pos) /*!< 0x00020000 */ #define ADC_CCR_VBATE_Pos (22U) #define ADC_CCR_VBATE_Msk (0x1UL << ADC_CCR_VBATE_Pos) /*!< 0x00400000 */ #define ADC_CCR_VBATE ADC_CCR_VBATE_Msk /*!<VBAT Enable */ #define ADC_CCR_TSVREFE_Pos (23U) #define ADC_CCR_TSVREFE_Msk (0x1UL << ADC_CCR_TSVREFE_Pos) /*!< 0x00800000 */ #define ADC_CCR_TSVREFE ADC_CCR_TSVREFE_Msk /*!<Temperature Sensor and VREFINT Enable */ /******************* Bit definition for ADC_CDR register ********************/ #define ADC_CDR_DATA1_Pos (0U) #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */ #define ADC_CDR_DATA1 ADC_CDR_DATA1_Msk /*!<1st data of a pair of regular conversions */ #define ADC_CDR_DATA2_Pos (16U) #define ADC_CDR_DATA2_Msk (0xFFFFUL << ADC_CDR_DATA2_Pos) /*!< 0xFFFF0000 */ #define ADC_CDR_DATA2 ADC_CDR_DATA2_Msk /*!<2nd data of a pair of regular conversions */ /* Legacy defines */ #define ADC_CDR_RDATA_MST ADC_CDR_DATA1 #define ADC_CDR_RDATA_SLV ADC_CDR_DATA2 /******************************************************************************/ /* */ /* Controller Area Network */ /* */ /******************************************************************************/ /*!<CAN control and status registers */ /******************* Bit definition for CAN_MCR register ********************/ #define CAN_MCR_INRQ_Pos (0U) #define CAN_MCR_INRQ_Msk (0x1UL << CAN_MCR_INRQ_Pos) /*!< 0x00000001 */ #define CAN_MCR_INRQ CAN_MCR_INRQ_Msk /*!<Initialization Request */ #define CAN_MCR_SLEEP_Pos (1U) #define CAN_MCR_SLEEP_Msk (0x1UL << CAN_MCR_SLEEP_Pos) /*!< 0x00000002 */ #define CAN_MCR_SLEEP CAN_MCR_SLEEP_Msk /*!<Sleep Mode Request */ #define CAN_MCR_TXFP_Pos (2U) #define CAN_MCR_TXFP_Msk (0x1UL << CAN_MCR_TXFP_Pos) /*!< 0x00000004 */ #define CAN_MCR_TXFP CAN_MCR_TXFP_Msk /*!<Transmit FIFO Priority */ #define CAN_MCR_RFLM_Pos (3U) #define CAN_MCR_RFLM_Msk (0x1UL << CAN_MCR_RFLM_Pos) /*!< 0x00000008 */ #define CAN_MCR_RFLM CAN_MCR_RFLM_Msk /*!<Receive FIFO Locked Mode */ #define CAN_MCR_NART_Pos (4U) #define CAN_MCR_NART_Msk (0x1UL << CAN_MCR_NART_Pos) /*!< 0x00000010 */ #define CAN_MCR_NART CAN_MCR_NART_Msk /*!<No Automatic Retransmission */ #define CAN_MCR_AWUM_Pos (5U) #define CAN_MCR_AWUM_Msk (0x1UL << CAN_MCR_AWUM_Pos) /*!< 0x00000020 */ #define CAN_MCR_AWUM CAN_MCR_AWUM_Msk /*!<Automatic Wakeup Mode */ #define CAN_MCR_ABOM_Pos (6U) #define CAN_MCR_ABOM_Msk (0x1UL << CAN_MCR_ABOM_Pos) /*!< 0x00000040 */ #define CAN_MCR_ABOM CAN_MCR_ABOM_Msk /*!<Automatic Bus-Off Management */ #define CAN_MCR_TTCM_Pos (7U) #define CAN_MCR_TTCM_Msk (0x1UL << CAN_MCR_TTCM_Pos) /*!< 0x00000080 */ #define CAN_MCR_TTCM CAN_MCR_TTCM_Msk /*!<Time Triggered Communication Mode */ #define CAN_MCR_RESET_Pos (15U) #define CAN_MCR_RESET_Msk (0x1UL << CAN_MCR_RESET_Pos) /*!< 0x00008000 */ #define CAN_MCR_RESET CAN_MCR_RESET_Msk /*!<bxCAN software master reset */ #define CAN_MCR_DBF_Pos (16U) #define CAN_MCR_DBF_Msk (0x1UL << CAN_MCR_DBF_Pos) /*!< 0x00010000 */ #define CAN_MCR_DBF CAN_MCR_DBF_Msk /*!<bxCAN Debug freeze */ /******************* Bit definition for CAN_MSR register ********************/ #define CAN_MSR_INAK_Pos (0U) #define CAN_MSR_INAK_Msk (0x1UL << CAN_MSR_INAK_Pos) /*!< 0x00000001 */ #define CAN_MSR_INAK CAN_MSR_INAK_Msk /*!<Initialization Acknowledge */ #define CAN_MSR_SLAK_Pos (1U) #define CAN_MSR_SLAK_Msk (0x1UL << CAN_MSR_SLAK_Pos) /*!< 0x00000002 */ #define CAN_MSR_SLAK CAN_MSR_SLAK_Msk /*!<Sleep Acknowledge */ #define CAN_MSR_ERRI_Pos (2U) #define CAN_MSR_ERRI_Msk (0x1UL << CAN_MSR_ERRI_Pos) /*!< 0x00000004 */ #define CAN_MSR_ERRI CAN_MSR_ERRI_Msk /*!<Error Interrupt */ #define CAN_MSR_WKUI_Pos (3U) #define CAN_MSR_WKUI_Msk (0x1UL << CAN_MSR_WKUI_Pos) /*!< 0x00000008 */ #define CAN_MSR_WKUI CAN_MSR_WKUI_Msk /*!<Wakeup Interrupt */ #define CAN_MSR_SLAKI_Pos (4U) #define CAN_MSR_SLAKI_Msk (0x1UL << CAN_MSR_SLAKI_Pos) /*!< 0x00000010 */ #define CAN_MSR_SLAKI CAN_MSR_SLAKI_Msk /*!<Sleep Acknowledge Interrupt */ #define CAN_MSR_TXM_Pos (8U) #define CAN_MSR_TXM_Msk (0x1UL << CAN_MSR_TXM_Pos) /*!< 0x00000100 */ #define CAN_MSR_TXM CAN_MSR_TXM_Msk /*!<Transmit Mode */ #define CAN_MSR_RXM_Pos (9U) #define CAN_MSR_RXM_Msk (0x1UL << CAN_MSR_RXM_Pos) /*!< 0x00000200 */ #define CAN_MSR_RXM CAN_MSR_RXM_Msk /*!<Receive Mode */ #define CAN_MSR_SAMP_Pos (10U) #define CAN_MSR_SAMP_Msk (0x1UL << CAN_MSR_SAMP_Pos) /*!< 0x00000400 */ #define CAN_MSR_SAMP CAN_MSR_SAMP_Msk /*!<Last Sample Point */ #define CAN_MSR_RX_Pos (11U) #define CAN_MSR_RX_Msk (0x1UL << CAN_MSR_RX_Pos) /*!< 0x00000800 */ #define CAN_MSR_RX CAN_MSR_RX_Msk /*!<CAN Rx Signal */ /******************* Bit definition for CAN_TSR register ********************/ #define CAN_TSR_RQCP0_Pos (0U) #define CAN_TSR_RQCP0_Msk (0x1UL << CAN_TSR_RQCP0_Pos) /*!< 0x00000001 */ #define CAN_TSR_RQCP0 CAN_TSR_RQCP0_Msk /*!<Request Completed Mailbox0 */ #define CAN_TSR_TXOK0_Pos (1U) #define CAN_TSR_TXOK0_Msk (0x1UL << CAN_TSR_TXOK0_Pos) /*!< 0x00000002 */ #define CAN_TSR_TXOK0 CAN_TSR_TXOK0_Msk /*!<Transmission OK of Mailbox0 */ #define CAN_TSR_ALST0_Pos (2U) #define CAN_TSR_ALST0_Msk (0x1UL << CAN_TSR_ALST0_Pos) /*!< 0x00000004 */ #define CAN_TSR_ALST0 CAN_TSR_ALST0_Msk /*!<Arbitration Lost for Mailbox0 */ #define CAN_TSR_TERR0_Pos (3U) #define CAN_TSR_TERR0_Msk (0x1UL << CAN_TSR_TERR0_Pos) /*!< 0x00000008 */ #define CAN_TSR_TERR0 CAN_TSR_TERR0_Msk /*!<Transmission Error of Mailbox0 */ #define CAN_TSR_ABRQ0_Pos (7U) #define CAN_TSR_ABRQ0_Msk (0x1UL << CAN_TSR_ABRQ0_Pos) /*!< 0x00000080 */ #define CAN_TSR_ABRQ0 CAN_TSR_ABRQ0_Msk /*!<Abort Request for Mailbox0 */ #define CAN_TSR_RQCP1_Pos (8U) #define CAN_TSR_RQCP1_Msk (0x1UL << CAN_TSR_RQCP1_Pos) /*!< 0x00000100 */ #define CAN_TSR_RQCP1 CAN_TSR_RQCP1_Msk /*!<Request Completed Mailbox1 */ #define CAN_TSR_TXOK1_Pos (9U) #define CAN_TSR_TXOK1_Msk (0x1UL << CAN_TSR_TXOK1_Pos) /*!< 0x00000200 */ #define CAN_TSR_TXOK1 CAN_TSR_TXOK1_Msk /*!<Transmission OK of Mailbox1 */ #define CAN_TSR_ALST1_Pos (10U) #define CAN_TSR_ALST1_Msk (0x1UL << CAN_TSR_ALST1_Pos) /*!< 0x00000400 */ #define CAN_TSR_ALST1 CAN_TSR_ALST1_Msk /*!<Arbitration Lost for Mailbox1 */ #define CAN_TSR_TERR1_Pos (11U) #define CAN_TSR_TERR1_Msk (0x1UL << CAN_TSR_TERR1_Pos) /*!< 0x00000800 */ #define CAN_TSR_TERR1 CAN_TSR_TERR1_Msk /*!<Transmission Error of Mailbox1 */ #define CAN_TSR_ABRQ1_Pos (15U) #define CAN_TSR_ABRQ1_Msk (0x1UL << CAN_TSR_ABRQ1_Pos) /*!< 0x00008000 */ #define CAN_TSR_ABRQ1 CAN_TSR_ABRQ1_Msk /*!<Abort Request for Mailbox 1 */ #define CAN_TSR_RQCP2_Pos (16U) #define CAN_TSR_RQCP2_Msk (0x1UL << CAN_TSR_RQCP2_Pos) /*!< 0x00010000 */ #define CAN_TSR_RQCP2 CAN_TSR_RQCP2_Msk /*!<Request Completed Mailbox2 */ #define CAN_TSR_TXOK2_Pos (17U) #define CAN_TSR_TXOK2_Msk (0x1UL << CAN_TSR_TXOK2_Pos) /*!< 0x00020000 */ #define CAN_TSR_TXOK2 CAN_TSR_TXOK2_Msk /*!<Transmission OK of Mailbox 2 */ #define CAN_TSR_ALST2_Pos (18U) #define CAN_TSR_ALST2_Msk (0x1UL << CAN_TSR_ALST2_Pos) /*!< 0x00040000 */ #define CAN_TSR_ALST2 CAN_TSR_ALST2_Msk /*!<Arbitration Lost for mailbox 2 */ #define CAN_TSR_TERR2_Pos (19U) #define CAN_TSR_TERR2_Msk (0x1UL << CAN_TSR_TERR2_Pos) /*!< 0x00080000 */ #define CAN_TSR_TERR2 CAN_TSR_TERR2_Msk /*!<Transmission Error of Mailbox 2 */ #define CAN_TSR_ABRQ2_Pos (23U) #define CAN_TSR_ABRQ2_Msk (0x1UL << CAN_TSR_ABRQ2_Pos) /*!< 0x00800000 */ #define CAN_TSR_ABRQ2 CAN_TSR_ABRQ2_Msk /*!<Abort Request for Mailbox 2 */ #define CAN_TSR_CODE_Pos (24U) #define CAN_TSR_CODE_Msk (0x3UL << CAN_TSR_CODE_Pos) /*!< 0x03000000 */ #define CAN_TSR_CODE CAN_TSR_CODE_Msk /*!<Mailbox Code */ #define CAN_TSR_TME_Pos (26U) #define CAN_TSR_TME_Msk (0x7UL << CAN_TSR_TME_Pos) /*!< 0x1C000000 */ #define CAN_TSR_TME CAN_TSR_TME_Msk /*!<TME[2:0] bits */ #define CAN_TSR_TME0_Pos (26U) #define CAN_TSR_TME0_Msk (0x1UL << CAN_TSR_TME0_Pos) /*!< 0x04000000 */ #define CAN_TSR_TME0 CAN_TSR_TME0_Msk /*!<Transmit Mailbox 0 Empty */ #define CAN_TSR_TME1_Pos (27U) #define CAN_TSR_TME1_Msk (0x1UL << CAN_TSR_TME1_Pos) /*!< 0x08000000 */ #define CAN_TSR_TME1 CAN_TSR_TME1_Msk /*!<Transmit Mailbox 1 Empty */ #define CAN_TSR_TME2_Pos (28U) #define CAN_TSR_TME2_Msk (0x1UL << CAN_TSR_TME2_Pos) /*!< 0x10000000 */ #define CAN_TSR_TME2 CAN_TSR_TME2_Msk /*!<Transmit Mailbox 2 Empty */ #define CAN_TSR_LOW_Pos (29U) #define CAN_TSR_LOW_Msk (0x7UL << CAN_TSR_LOW_Pos) /*!< 0xE0000000 */ #define CAN_TSR_LOW CAN_TSR_LOW_Msk /*!<LOW[2:0] bits */ #define CAN_TSR_LOW0_Pos (29U) #define CAN_TSR_LOW0_Msk (0x1UL << CAN_TSR_LOW0_Pos) /*!< 0x20000000 */ #define CAN_TSR_LOW0 CAN_TSR_LOW0_Msk /*!<Lowest Priority Flag for Mailbox 0 */ #define CAN_TSR_LOW1_Pos (30U) #define CAN_TSR_LOW1_Msk (0x1UL << CAN_TSR_LOW1_Pos) /*!< 0x40000000 */ #define CAN_TSR_LOW1 CAN_TSR_LOW1_Msk /*!<Lowest Priority Flag for Mailbox 1 */ #define CAN_TSR_LOW2_Pos (31U) #define CAN_TSR_LOW2_Msk (0x1UL << CAN_TSR_LOW2_Pos) /*!< 0x80000000 */ #define CAN_TSR_LOW2 CAN_TSR_LOW2_Msk /*!<Lowest Priority Flag for Mailbox 2 */ /******************* Bit definition for CAN_RF0R register *******************/ #define CAN_RF0R_FMP0_Pos (0U) #define CAN_RF0R_FMP0_Msk (0x3UL << CAN_RF0R_FMP0_Pos) /*!< 0x00000003 */ #define CAN_RF0R_FMP0 CAN_RF0R_FMP0_Msk /*!<FIFO 0 Message Pending */ #define CAN_RF0R_FULL0_Pos (3U) #define CAN_RF0R_FULL0_Msk (0x1UL << CAN_RF0R_FULL0_Pos) /*!< 0x00000008 */ #define CAN_RF0R_FULL0 CAN_RF0R_FULL0_Msk /*!<FIFO 0 Full */ #define CAN_RF0R_FOVR0_Pos (4U) #define CAN_RF0R_FOVR0_Msk (0x1UL << CAN_RF0R_FOVR0_Pos) /*!< 0x00000010 */ #define CAN_RF0R_FOVR0 CAN_RF0R_FOVR0_Msk /*!<FIFO 0 Overrun */ #define CAN_RF0R_RFOM0_Pos (5U) #define CAN_RF0R_RFOM0_Msk (0x1UL << CAN_RF0R_RFOM0_Pos) /*!< 0x00000020 */ #define CAN_RF0R_RFOM0 CAN_RF0R_RFOM0_Msk /*!<Release FIFO 0 Output Mailbox */ /******************* Bit definition for CAN_RF1R register *******************/ #define CAN_RF1R_FMP1_Pos (0U) #define CAN_RF1R_FMP1_Msk (0x3UL << CAN_RF1R_FMP1_Pos) /*!< 0x00000003 */ #define CAN_RF1R_FMP1 CAN_RF1R_FMP1_Msk /*!<FIFO 1 Message Pending */ #define CAN_RF1R_FULL1_Pos (3U) #define CAN_RF1R_FULL1_Msk (0x1UL << CAN_RF1R_FULL1_Pos) /*!< 0x00000008 */ #define CAN_RF1R_FULL1 CAN_RF1R_FULL1_Msk /*!<FIFO 1 Full */ #define CAN_RF1R_FOVR1_Pos (4U) #define CAN_RF1R_FOVR1_Msk (0x1UL << CAN_RF1R_FOVR1_Pos) /*!< 0x00000010 */ #define CAN_RF1R_FOVR1 CAN_RF1R_FOVR1_Msk /*!<FIFO 1 Overrun */ #define CAN_RF1R_RFOM1_Pos (5U) #define CAN_RF1R_RFOM1_Msk (0x1UL << CAN_RF1R_RFOM1_Pos) /*!< 0x00000020 */ #define CAN_RF1R_RFOM1 CAN_RF1R_RFOM1_Msk /*!<Release FIFO 1 Output Mailbox */ /******************** Bit definition for CAN_IER register *******************/ #define CAN_IER_TMEIE_Pos (0U) #define CAN_IER_TMEIE_Msk (0x1UL << CAN_IER_TMEIE_Pos) /*!< 0x00000001 */ #define CAN_IER_TMEIE CAN_IER_TMEIE_Msk /*!<Transmit Mailbox Empty Interrupt Enable */ #define CAN_IER_FMPIE0_Pos (1U) #define CAN_IER_FMPIE0_Msk (0x1UL << CAN_IER_FMPIE0_Pos) /*!< 0x00000002 */ #define CAN_IER_FMPIE0 CAN_IER_FMPIE0_Msk /*!<FIFO Message Pending Interrupt Enable */ #define CAN_IER_FFIE0_Pos (2U) #define CAN_IER_FFIE0_Msk (0x1UL << CAN_IER_FFIE0_Pos) /*!< 0x00000004 */ #define CAN_IER_FFIE0 CAN_IER_FFIE0_Msk /*!<FIFO Full Interrupt Enable */ #define CAN_IER_FOVIE0_Pos (3U) #define CAN_IER_FOVIE0_Msk (0x1UL << CAN_IER_FOVIE0_Pos) /*!< 0x00000008 */ #define CAN_IER_FOVIE0 CAN_IER_FOVIE0_Msk /*!<FIFO Overrun Interrupt Enable */ #define CAN_IER_FMPIE1_Pos (4U) #define CAN_IER_FMPIE1_Msk (0x1UL << CAN_IER_FMPIE1_Pos) /*!< 0x00000010 */ #define CAN_IER_FMPIE1 CAN_IER_FMPIE1_Msk /*!<FIFO Message Pending Interrupt Enable */ #define CAN_IER_FFIE1_Pos (5U) #define CAN_IER_FFIE1_Msk (0x1UL << CAN_IER_FFIE1_Pos) /*!< 0x00000020 */ #define CAN_IER_FFIE1 CAN_IER_FFIE1_Msk /*!<FIFO Full Interrupt Enable */ #define CAN_IER_FOVIE1_Pos (6U) #define CAN_IER_FOVIE1_Msk (0x1UL << CAN_IER_FOVIE1_Pos) /*!< 0x00000040 */ #define CAN_IER_FOVIE1 CAN_IER_FOVIE1_Msk /*!<FIFO Overrun Interrupt Enable */ #define CAN_IER_EWGIE_Pos (8U) #define CAN_IER_EWGIE_Msk (0x1UL << CAN_IER_EWGIE_Pos) /*!< 0x00000100 */ #define CAN_IER_EWGIE CAN_IER_EWGIE_Msk /*!<Error Warning Interrupt Enable */ #define CAN_IER_EPVIE_Pos (9U) #define CAN_IER_EPVIE_Msk (0x1UL << CAN_IER_EPVIE_Pos) /*!< 0x00000200 */ #define CAN_IER_EPVIE CAN_IER_EPVIE_Msk /*!<Error Passive Interrupt Enable */ #define CAN_IER_BOFIE_Pos (10U) #define CAN_IER_BOFIE_Msk (0x1UL << CAN_IER_BOFIE_Pos) /*!< 0x00000400 */ #define CAN_IER_BOFIE CAN_IER_BOFIE_Msk /*!<Bus-Off Interrupt Enable */ #define CAN_IER_LECIE_Pos (11U) #define CAN_IER_LECIE_Msk (0x1UL << CAN_IER_LECIE_Pos) /*!< 0x00000800 */ #define CAN_IER_LECIE CAN_IER_LECIE_Msk /*!<Last Error Code Interrupt Enable */ #define CAN_IER_ERRIE_Pos (15U) #define CAN_IER_ERRIE_Msk (0x1UL << CAN_IER_ERRIE_Pos) /*!< 0x00008000 */ #define CAN_IER_ERRIE CAN_IER_ERRIE_Msk /*!<Error Interrupt Enable */ #define CAN_IER_WKUIE_Pos (16U) #define CAN_IER_WKUIE_Msk (0x1UL << CAN_IER_WKUIE_Pos) /*!< 0x00010000 */ #define CAN_IER_WKUIE CAN_IER_WKUIE_Msk /*!<Wakeup Interrupt Enable */ #define CAN_IER_SLKIE_Pos (17U) #define CAN_IER_SLKIE_Msk (0x1UL << CAN_IER_SLKIE_Pos) /*!< 0x00020000 */ #define CAN_IER_SLKIE CAN_IER_SLKIE_Msk /*!<Sleep Interrupt Enable */ #define CAN_IER_EWGIE_Pos (8U) /******************** Bit definition for CAN_ESR register *******************/ #define CAN_ESR_EWGF_Pos (0U) #define CAN_ESR_EWGF_Msk (0x1UL << CAN_ESR_EWGF_Pos) /*!< 0x00000001 */ #define CAN_ESR_EWGF CAN_ESR_EWGF_Msk /*!<Error Warning Flag */ #define CAN_ESR_EPVF_Pos (1U) #define CAN_ESR_EPVF_Msk (0x1UL << CAN_ESR_EPVF_Pos) /*!< 0x00000002 */ #define CAN_ESR_EPVF CAN_ESR_EPVF_Msk /*!<Error Passive Flag */ #define CAN_ESR_BOFF_Pos (2U) #define CAN_ESR_BOFF_Msk (0x1UL << CAN_ESR_BOFF_Pos) /*!< 0x00000004 */ #define CAN_ESR_BOFF CAN_ESR_BOFF_Msk /*!<Bus-Off Flag */ #define CAN_ESR_LEC_Pos (4U) #define CAN_ESR_LEC_Msk (0x7UL << CAN_ESR_LEC_Pos) /*!< 0x00000070 */ #define CAN_ESR_LEC CAN_ESR_LEC_Msk /*!<LEC[2:0] bits (Last Error Code) */ #define CAN_ESR_LEC_0 (0x1UL << CAN_ESR_LEC_Pos) /*!< 0x00000010 */ #define CAN_ESR_LEC_1 (0x2UL << CAN_ESR_LEC_Pos) /*!< 0x00000020 */ #define CAN_ESR_LEC_2 (0x4UL << CAN_ESR_LEC_Pos) /*!< 0x00000040 */ #define CAN_ESR_TEC_Pos (16U) #define CAN_ESR_TEC_Msk (0xFFUL << CAN_ESR_TEC_Pos) /*!< 0x00FF0000 */ #define CAN_ESR_TEC CAN_ESR_TEC_Msk /*!<Least significant byte of the 9-bit Transmit Error Counter */ #define CAN_ESR_REC_Pos (24U) #define CAN_ESR_REC_Msk (0xFFUL << CAN_ESR_REC_Pos) /*!< 0xFF000000 */ #define CAN_ESR_REC CAN_ESR_REC_Msk /*!<Receive Error Counter */ /******************* Bit definition for CAN_BTR register ********************/ #define CAN_BTR_BRP_Pos (0U) #define CAN_BTR_BRP_Msk (0x3FFUL << CAN_BTR_BRP_Pos) /*!< 0x000003FF */ #define CAN_BTR_BRP CAN_BTR_BRP_Msk /*!<Baud Rate Prescaler */ #define CAN_BTR_TS1_Pos (16U) #define CAN_BTR_TS1_Msk (0xFUL << CAN_BTR_TS1_Pos) /*!< 0x000F0000 */ #define CAN_BTR_TS1 CAN_BTR_TS1_Msk /*!<Time Segment 1 */ #define CAN_BTR_TS1_0 (0x1UL << CAN_BTR_TS1_Pos) /*!< 0x00010000 */ #define CAN_BTR_TS1_1 (0x2UL << CAN_BTR_TS1_Pos) /*!< 0x00020000 */ #define CAN_BTR_TS1_2 (0x4UL << CAN_BTR_TS1_Pos) /*!< 0x00040000 */ #define CAN_BTR_TS1_3 (0x8UL << CAN_BTR_TS1_Pos) /*!< 0x00080000 */ #define CAN_BTR_TS2_Pos (20U) #define CAN_BTR_TS2_Msk (0x7UL << CAN_BTR_TS2_Pos) /*!< 0x00700000 */ #define CAN_BTR_TS2 CAN_BTR_TS2_Msk /*!<Time Segment 2 */ #define CAN_BTR_TS2_0 (0x1UL << CAN_BTR_TS2_Pos) /*!< 0x00100000 */ #define CAN_BTR_TS2_1 (0x2UL << CAN_BTR_TS2_Pos) /*!< 0x00200000 */ #define CAN_BTR_TS2_2 (0x4UL << CAN_BTR_TS2_Pos) /*!< 0x00400000 */ #define CAN_BTR_SJW_Pos (24U) #define CAN_BTR_SJW_Msk (0x3UL << CAN_BTR_SJW_Pos) /*!< 0x03000000 */ #define CAN_BTR_SJW CAN_BTR_SJW_Msk /*!<Resynchronization Jump Width */ #define CAN_BTR_SJW_0 (0x1UL << CAN_BTR_SJW_Pos) /*!< 0x01000000 */ #define CAN_BTR_SJW_1 (0x2UL << CAN_BTR_SJW_Pos) /*!< 0x02000000 */ #define CAN_BTR_LBKM_Pos (30U) #define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos) /*!< 0x40000000 */ #define CAN_BTR_LBKM CAN_BTR_LBKM_Msk /*!<Loop Back Mode (Debug) */ #define CAN_BTR_SILM_Pos (31U) #define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos) /*!< 0x80000000 */ #define CAN_BTR_SILM CAN_BTR_SILM_Msk /*!<Silent Mode */ /*!<Mailbox registers */ /****************** Bit definition for CAN_TI0R register ********************/ #define CAN_TI0R_TXRQ_Pos (0U) #define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos) /*!< 0x00000001 */ #define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk /*!<Transmit Mailbox Request */ #define CAN_TI0R_RTR_Pos (1U) #define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos) /*!< 0x00000002 */ #define CAN_TI0R_RTR CAN_TI0R_RTR_Msk /*!<Remote Transmission Request */ #define CAN_TI0R_IDE_Pos (2U) #define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos) /*!< 0x00000004 */ #define CAN_TI0R_IDE CAN_TI0R_IDE_Msk /*!<Identifier Extension */ #define CAN_TI0R_EXID_Pos (3U) #define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos) /*!< 0x001FFFF8 */ #define CAN_TI0R_EXID CAN_TI0R_EXID_Msk /*!<Extended Identifier */ #define CAN_TI0R_STID_Pos (21U) #define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos) /*!< 0xFFE00000 */ #define CAN_TI0R_STID CAN_TI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */ /****************** Bit definition for CAN_TDT0R register *******************/ #define CAN_TDT0R_DLC_Pos (0U) #define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos) /*!< 0x0000000F */ #define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk /*!<Data Length Code */ #define CAN_TDT0R_TGT_Pos (8U) #define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos) /*!< 0x00000100 */ #define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk /*!<Transmit Global Time */ #define CAN_TDT0R_TIME_Pos (16U) #define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos) /*!< 0xFFFF0000 */ #define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk /*!<Message Time Stamp */ /****************** Bit definition for CAN_TDL0R register *******************/ #define CAN_TDL0R_DATA0_Pos (0U) #define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos) /*!< 0x000000FF */ #define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk /*!<Data byte 0 */ #define CAN_TDL0R_DATA1_Pos (8U) #define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos) /*!< 0x0000FF00 */ #define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk /*!<Data byte 1 */ #define CAN_TDL0R_DATA2_Pos (16U) #define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos) /*!< 0x00FF0000 */ #define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk /*!<Data byte 2 */ #define CAN_TDL0R_DATA3_Pos (24U) #define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos) /*!< 0xFF000000 */ #define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk /*!<Data byte 3 */ /****************** Bit definition for CAN_TDH0R register *******************/ #define CAN_TDH0R_DATA4_Pos (0U) #define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos) /*!< 0x000000FF */ #define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk /*!<Data byte 4 */ #define CAN_TDH0R_DATA5_Pos (8U) #define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos) /*!< 0x0000FF00 */ #define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk /*!<Data byte 5 */ #define CAN_TDH0R_DATA6_Pos (16U) #define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos) /*!< 0x00FF0000 */ #define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk /*!<Data byte 6 */ #define CAN_TDH0R_DATA7_Pos (24U) #define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos) /*!< 0xFF000000 */ #define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk /*!<Data byte 7 */ /******************* Bit definition for CAN_TI1R register *******************/ #define CAN_TI1R_TXRQ_Pos (0U) #define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos) /*!< 0x00000001 */ #define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk /*!<Transmit Mailbox Request */ #define CAN_TI1R_RTR_Pos (1U) #define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos) /*!< 0x00000002 */ #define CAN_TI1R_RTR CAN_TI1R_RTR_Msk /*!<Remote Transmission Request */ #define CAN_TI1R_IDE_Pos (2U) #define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos) /*!< 0x00000004 */ #define CAN_TI1R_IDE CAN_TI1R_IDE_Msk /*!<Identifier Extension */ #define CAN_TI1R_EXID_Pos (3U) #define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos) /*!< 0x001FFFF8 */ #define CAN_TI1R_EXID CAN_TI1R_EXID_Msk /*!<Extended Identifier */ #define CAN_TI1R_STID_Pos (21U) #define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos) /*!< 0xFFE00000 */ #define CAN_TI1R_STID CAN_TI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_TDT1R register ******************/ #define CAN_TDT1R_DLC_Pos (0U) #define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos) /*!< 0x0000000F */ #define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk /*!<Data Length Code */ #define CAN_TDT1R_TGT_Pos (8U) #define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos) /*!< 0x00000100 */ #define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk /*!<Transmit Global Time */ #define CAN_TDT1R_TIME_Pos (16U) #define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos) /*!< 0xFFFF0000 */ #define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk /*!<Message Time Stamp */ /******************* Bit definition for CAN_TDL1R register ******************/ #define CAN_TDL1R_DATA0_Pos (0U) #define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos) /*!< 0x000000FF */ #define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk /*!<Data byte 0 */ #define CAN_TDL1R_DATA1_Pos (8U) #define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos) /*!< 0x0000FF00 */ #define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk /*!<Data byte 1 */ #define CAN_TDL1R_DATA2_Pos (16U) #define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos) /*!< 0x00FF0000 */ #define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk /*!<Data byte 2 */ #define CAN_TDL1R_DATA3_Pos (24U) #define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos) /*!< 0xFF000000 */ #define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk /*!<Data byte 3 */ /******************* Bit definition for CAN_TDH1R register ******************/ #define CAN_TDH1R_DATA4_Pos (0U) #define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos) /*!< 0x000000FF */ #define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk /*!<Data byte 4 */ #define CAN_TDH1R_DATA5_Pos (8U) #define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos) /*!< 0x0000FF00 */ #define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk /*!<Data byte 5 */ #define CAN_TDH1R_DATA6_Pos (16U) #define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos) /*!< 0x00FF0000 */ #define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk /*!<Data byte 6 */ #define CAN_TDH1R_DATA7_Pos (24U) #define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos) /*!< 0xFF000000 */ #define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk /*!<Data byte 7 */ /******************* Bit definition for CAN_TI2R register *******************/ #define CAN_TI2R_TXRQ_Pos (0U) #define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos) /*!< 0x00000001 */ #define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk /*!<Transmit Mailbox Request */ #define CAN_TI2R_RTR_Pos (1U) #define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos) /*!< 0x00000002 */ #define CAN_TI2R_RTR CAN_TI2R_RTR_Msk /*!<Remote Transmission Request */ #define CAN_TI2R_IDE_Pos (2U) #define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos) /*!< 0x00000004 */ #define CAN_TI2R_IDE CAN_TI2R_IDE_Msk /*!<Identifier Extension */ #define CAN_TI2R_EXID_Pos (3U) #define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos) /*!< 0x001FFFF8 */ #define CAN_TI2R_EXID CAN_TI2R_EXID_Msk /*!<Extended identifier */ #define CAN_TI2R_STID_Pos (21U) #define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos) /*!< 0xFFE00000 */ #define CAN_TI2R_STID CAN_TI2R_STID_Msk /*!<Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_TDT2R register ******************/ #define CAN_TDT2R_DLC_Pos (0U) #define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos) /*!< 0x0000000F */ #define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk /*!<Data Length Code */ #define CAN_TDT2R_TGT_Pos (8U) #define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos) /*!< 0x00000100 */ #define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk /*!<Transmit Global Time */ #define CAN_TDT2R_TIME_Pos (16U) #define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos) /*!< 0xFFFF0000 */ #define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk /*!<Message Time Stamp */ /******************* Bit definition for CAN_TDL2R register ******************/ #define CAN_TDL2R_DATA0_Pos (0U) #define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos) /*!< 0x000000FF */ #define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk /*!<Data byte 0 */ #define CAN_TDL2R_DATA1_Pos (8U) #define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos) /*!< 0x0000FF00 */ #define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk /*!<Data byte 1 */ #define CAN_TDL2R_DATA2_Pos (16U) #define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos) /*!< 0x00FF0000 */ #define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk /*!<Data byte 2 */ #define CAN_TDL2R_DATA3_Pos (24U) #define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos) /*!< 0xFF000000 */ #define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk /*!<Data byte 3 */ /******************* Bit definition for CAN_TDH2R register ******************/ #define CAN_TDH2R_DATA4_Pos (0U) #define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos) /*!< 0x000000FF */ #define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk /*!<Data byte 4 */ #define CAN_TDH2R_DATA5_Pos (8U) #define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos) /*!< 0x0000FF00 */ #define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk /*!<Data byte 5 */ #define CAN_TDH2R_DATA6_Pos (16U) #define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos) /*!< 0x00FF0000 */ #define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk /*!<Data byte 6 */ #define CAN_TDH2R_DATA7_Pos (24U) #define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos) /*!< 0xFF000000 */ #define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk /*!<Data byte 7 */ /******************* Bit definition for CAN_RI0R register *******************/ #define CAN_RI0R_RTR_Pos (1U) #define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos) /*!< 0x00000002 */ #define CAN_RI0R_RTR CAN_RI0R_RTR_Msk /*!<Remote Transmission Request */ #define CAN_RI0R_IDE_Pos (2U) #define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos) /*!< 0x00000004 */ #define CAN_RI0R_IDE CAN_RI0R_IDE_Msk /*!<Identifier Extension */ #define CAN_RI0R_EXID_Pos (3U) #define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos) /*!< 0x001FFFF8 */ #define CAN_RI0R_EXID CAN_RI0R_EXID_Msk /*!<Extended Identifier */ #define CAN_RI0R_STID_Pos (21U) #define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos) /*!< 0xFFE00000 */ #define CAN_RI0R_STID CAN_RI0R_STID_Msk /*!<Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_RDT0R register ******************/ #define CAN_RDT0R_DLC_Pos (0U) #define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos) /*!< 0x0000000F */ #define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk /*!<Data Length Code */ #define CAN_RDT0R_FMI_Pos (8U) #define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos) /*!< 0x0000FF00 */ #define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk /*!<Filter Match Index */ #define CAN_RDT0R_TIME_Pos (16U) #define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos) /*!< 0xFFFF0000 */ #define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk /*!<Message Time Stamp */ /******************* Bit definition for CAN_RDL0R register ******************/ #define CAN_RDL0R_DATA0_Pos (0U) #define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos) /*!< 0x000000FF */ #define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk /*!<Data byte 0 */ #define CAN_RDL0R_DATA1_Pos (8U) #define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos) /*!< 0x0000FF00 */ #define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk /*!<Data byte 1 */ #define CAN_RDL0R_DATA2_Pos (16U) #define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos) /*!< 0x00FF0000 */ #define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk /*!<Data byte 2 */ #define CAN_RDL0R_DATA3_Pos (24U) #define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos) /*!< 0xFF000000 */ #define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk /*!<Data byte 3 */ /******************* Bit definition for CAN_RDH0R register ******************/ #define CAN_RDH0R_DATA4_Pos (0U) #define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos) /*!< 0x000000FF */ #define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk /*!<Data byte 4 */ #define CAN_RDH0R_DATA5_Pos (8U) #define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos) /*!< 0x0000FF00 */ #define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk /*!<Data byte 5 */ #define CAN_RDH0R_DATA6_Pos (16U) #define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos) /*!< 0x00FF0000 */ #define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk /*!<Data byte 6 */ #define CAN_RDH0R_DATA7_Pos (24U) #define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos) /*!< 0xFF000000 */ #define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk /*!<Data byte 7 */ /******************* Bit definition for CAN_RI1R register *******************/ #define CAN_RI1R_RTR_Pos (1U) #define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos) /*!< 0x00000002 */ #define CAN_RI1R_RTR CAN_RI1R_RTR_Msk /*!<Remote Transmission Request */ #define CAN_RI1R_IDE_Pos (2U) #define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos) /*!< 0x00000004 */ #define CAN_RI1R_IDE CAN_RI1R_IDE_Msk /*!<Identifier Extension */ #define CAN_RI1R_EXID_Pos (3U) #define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos) /*!< 0x001FFFF8 */ #define CAN_RI1R_EXID CAN_RI1R_EXID_Msk /*!<Extended identifier */ #define CAN_RI1R_STID_Pos (21U) #define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos) /*!< 0xFFE00000 */ #define CAN_RI1R_STID CAN_RI1R_STID_Msk /*!<Standard Identifier or Extended Identifier */ /******************* Bit definition for CAN_RDT1R register ******************/ #define CAN_RDT1R_DLC_Pos (0U) #define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos) /*!< 0x0000000F */ #define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk /*!<Data Length Code */ #define CAN_RDT1R_FMI_Pos (8U) #define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos) /*!< 0x0000FF00 */ #define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk /*!<Filter Match Index */ #define CAN_RDT1R_TIME_Pos (16U) #define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos) /*!< 0xFFFF0000 */ #define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk /*!<Message Time Stamp */ /******************* Bit definition for CAN_RDL1R register ******************/ #define CAN_RDL1R_DATA0_Pos (0U) #define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos) /*!< 0x000000FF */ #define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk /*!<Data byte 0 */ #define CAN_RDL1R_DATA1_Pos (8U) #define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos) /*!< 0x0000FF00 */ #define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk /*!<Data byte 1 */ #define CAN_RDL1R_DATA2_Pos (16U) #define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos) /*!< 0x00FF0000 */ #define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk /*!<Data byte 2 */ #define CAN_RDL1R_DATA3_Pos (24U) #define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos) /*!< 0xFF000000 */ #define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk /*!<Data byte 3 */ /******************* Bit definition for CAN_RDH1R register ******************/ #define CAN_RDH1R_DATA4_Pos (0U) #define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos) /*!< 0x000000FF */ #define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk /*!<Data byte 4 */ #define CAN_RDH1R_DATA5_Pos (8U) #define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos) /*!< 0x0000FF00 */ #define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk /*!<Data byte 5 */ #define CAN_RDH1R_DATA6_Pos (16U) #define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos) /*!< 0x00FF0000 */ #define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk /*!<Data byte 6 */ #define CAN_RDH1R_DATA7_Pos (24U) #define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos) /*!< 0xFF000000 */ #define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk /*!<Data byte 7 */ /*!<CAN filter registers */ /******************* Bit definition for CAN_FMR register ********************/ #define CAN_FMR_FINIT_Pos (0U) #define CAN_FMR_FINIT_Msk (0x1UL << CAN_FMR_FINIT_Pos) /*!< 0x00000001 */ #define CAN_FMR_FINIT CAN_FMR_FINIT_Msk /*!<Filter Init Mode */ #define CAN_FMR_CAN2SB_Pos (8U) #define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos) /*!< 0x00003F00 */ #define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk /*!<CAN2 start bank */ /******************* Bit definition for CAN_FM1R register *******************/ #define CAN_FM1R_FBM_Pos (0U) #define CAN_FM1R_FBM_Msk (0xFFFFFFFUL << CAN_FM1R_FBM_Pos) /*!< 0x0FFFFFFF */ #define CAN_FM1R_FBM CAN_FM1R_FBM_Msk /*!<Filter Mode */ #define CAN_FM1R_FBM0_Pos (0U) #define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos) /*!< 0x00000001 */ #define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk /*!<Filter Init Mode bit 0 */ #define CAN_FM1R_FBM1_Pos (1U) #define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos) /*!< 0x00000002 */ #define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk /*!<Filter Init Mode bit 1 */ #define CAN_FM1R_FBM2_Pos (2U) #define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos) /*!< 0x00000004 */ #define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk /*!<Filter Init Mode bit 2 */ #define CAN_FM1R_FBM3_Pos (3U) #define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos) /*!< 0x00000008 */ #define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk /*!<Filter Init Mode bit 3 */ #define CAN_FM1R_FBM4_Pos (4U) #define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos) /*!< 0x00000010 */ #define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk /*!<Filter Init Mode bit 4 */ #define CAN_FM1R_FBM5_Pos (5U) #define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos) /*!< 0x00000020 */ #define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk /*!<Filter Init Mode bit 5 */ #define CAN_FM1R_FBM6_Pos (6U) #define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos) /*!< 0x00000040 */ #define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk /*!<Filter Init Mode bit 6 */ #define CAN_FM1R_FBM7_Pos (7U) #define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos) /*!< 0x00000080 */ #define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk /*!<Filter Init Mode bit 7 */ #define CAN_FM1R_FBM8_Pos (8U) #define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos) /*!< 0x00000100 */ #define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk /*!<Filter Init Mode bit 8 */ #define CAN_FM1R_FBM9_Pos (9U) #define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos) /*!< 0x00000200 */ #define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk /*!<Filter Init Mode bit 9 */ #define CAN_FM1R_FBM10_Pos (10U) #define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos) /*!< 0x00000400 */ #define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk /*!<Filter Init Mode bit 10 */ #define CAN_FM1R_FBM11_Pos (11U) #define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos) /*!< 0x00000800 */ #define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk /*!<Filter Init Mode bit 11 */ #define CAN_FM1R_FBM12_Pos (12U) #define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos) /*!< 0x00001000 */ #define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk /*!<Filter Init Mode bit 12 */ #define CAN_FM1R_FBM13_Pos (13U) #define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos) /*!< 0x00002000 */ #define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk /*!<Filter Init Mode bit 13 */ #define CAN_FM1R_FBM14_Pos (14U) #define CAN_FM1R_FBM14_Msk (0x1UL << CAN_FM1R_FBM14_Pos) /*!< 0x00004000 */ #define CAN_FM1R_FBM14 CAN_FM1R_FBM14_Msk /*!<Filter Init Mode bit 14 */ #define CAN_FM1R_FBM15_Pos (15U) #define CAN_FM1R_FBM15_Msk (0x1UL << CAN_FM1R_FBM15_Pos) /*!< 0x00008000 */ #define CAN_FM1R_FBM15 CAN_FM1R_FBM15_Msk /*!<Filter Init Mode bit 15 */ #define CAN_FM1R_FBM16_Pos (16U) #define CAN_FM1R_FBM16_Msk (0x1UL << CAN_FM1R_FBM16_Pos) /*!< 0x00010000 */ #define CAN_FM1R_FBM16 CAN_FM1R_FBM16_Msk /*!<Filter Init Mode bit 16 */ #define CAN_FM1R_FBM17_Pos (17U) #define CAN_FM1R_FBM17_Msk (0x1UL << CAN_FM1R_FBM17_Pos) /*!< 0x00020000 */ #define CAN_FM1R_FBM17 CAN_FM1R_FBM17_Msk /*!<Filter Init Mode bit 17 */ #define CAN_FM1R_FBM18_Pos (18U) #define CAN_FM1R_FBM18_Msk (0x1UL << CAN_FM1R_FBM18_Pos) /*!< 0x00040000 */ #define CAN_FM1R_FBM18 CAN_FM1R_FBM18_Msk /*!<Filter Init Mode bit 18 */ #define CAN_FM1R_FBM19_Pos (19U) #define CAN_FM1R_FBM19_Msk (0x1UL << CAN_FM1R_FBM19_Pos) /*!< 0x00080000 */ #define CAN_FM1R_FBM19 CAN_FM1R_FBM19_Msk /*!<Filter Init Mode bit 19 */ #define CAN_FM1R_FBM20_Pos (20U) #define CAN_FM1R_FBM20_Msk (0x1UL << CAN_FM1R_FBM20_Pos) /*!< 0x00100000 */ #define CAN_FM1R_FBM20 CAN_FM1R_FBM20_Msk /*!<Filter Init Mode bit 20 */ #define CAN_FM1R_FBM21_Pos (21U) #define CAN_FM1R_FBM21_Msk (0x1UL << CAN_FM1R_FBM21_Pos) /*!< 0x00200000 */ #define CAN_FM1R_FBM21 CAN_FM1R_FBM21_Msk /*!<Filter Init Mode bit 21 */ #define CAN_FM1R_FBM22_Pos (22U) #define CAN_FM1R_FBM22_Msk (0x1UL << CAN_FM1R_FBM22_Pos) /*!< 0x00400000 */ #define CAN_FM1R_FBM22 CAN_FM1R_FBM22_Msk /*!<Filter Init Mode bit 22 */ #define CAN_FM1R_FBM23_Pos (23U) #define CAN_FM1R_FBM23_Msk (0x1UL << CAN_FM1R_FBM23_Pos) /*!< 0x00800000 */ #define CAN_FM1R_FBM23 CAN_FM1R_FBM23_Msk /*!<Filter Init Mode bit 23 */ #define CAN_FM1R_FBM24_Pos (24U) #define CAN_FM1R_FBM24_Msk (0x1UL << CAN_FM1R_FBM24_Pos) /*!< 0x01000000 */ #define CAN_FM1R_FBM24 CAN_FM1R_FBM24_Msk /*!<Filter Init Mode bit 24 */ #define CAN_FM1R_FBM25_Pos (25U) #define CAN_FM1R_FBM25_Msk (0x1UL << CAN_FM1R_FBM25_Pos) /*!< 0x02000000 */ #define CAN_FM1R_FBM25 CAN_FM1R_FBM25_Msk /*!<Filter Init Mode bit 25 */ #define CAN_FM1R_FBM26_Pos (26U) #define CAN_FM1R_FBM26_Msk (0x1UL << CAN_FM1R_FBM26_Pos) /*!< 0x04000000 */ #define CAN_FM1R_FBM26 CAN_FM1R_FBM26_Msk /*!<Filter Init Mode bit 26 */ #define CAN_FM1R_FBM27_Pos (27U) #define CAN_FM1R_FBM27_Msk (0x1UL << CAN_FM1R_FBM27_Pos) /*!< 0x08000000 */ #define CAN_FM1R_FBM27 CAN_FM1R_FBM27_Msk /*!<Filter Init Mode bit 27 */ /******************* Bit definition for CAN_FS1R register *******************/ #define CAN_FS1R_FSC_Pos (0U) #define CAN_FS1R_FSC_Msk (0xFFFFFFFUL << CAN_FS1R_FSC_Pos) /*!< 0x0FFFFFFF */ #define CAN_FS1R_FSC CAN_FS1R_FSC_Msk /*!<Filter Scale Configuration */ #define CAN_FS1R_FSC0_Pos (0U) #define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos) /*!< 0x00000001 */ #define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk /*!<Filter Scale Configuration bit 0 */ #define CAN_FS1R_FSC1_Pos (1U) #define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos) /*!< 0x00000002 */ #define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk /*!<Filter Scale Configuration bit 1 */ #define CAN_FS1R_FSC2_Pos (2U) #define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos) /*!< 0x00000004 */ #define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk /*!<Filter Scale Configuration bit 2 */ #define CAN_FS1R_FSC3_Pos (3U) #define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos) /*!< 0x00000008 */ #define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk /*!<Filter Scale Configuration bit 3 */ #define CAN_FS1R_FSC4_Pos (4U) #define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos) /*!< 0x00000010 */ #define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk /*!<Filter Scale Configuration bit 4 */ #define CAN_FS1R_FSC5_Pos (5U) #define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos) /*!< 0x00000020 */ #define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk /*!<Filter Scale Configuration bit 5 */ #define CAN_FS1R_FSC6_Pos (6U) #define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos) /*!< 0x00000040 */ #define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk /*!<Filter Scale Configuration bit 6 */ #define CAN_FS1R_FSC7_Pos (7U) #define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos) /*!< 0x00000080 */ #define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk /*!<Filter Scale Configuration bit 7 */ #define CAN_FS1R_FSC8_Pos (8U) #define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos) /*!< 0x00000100 */ #define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk /*!<Filter Scale Configuration bit 8 */ #define CAN_FS1R_FSC9_Pos (9U) #define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos) /*!< 0x00000200 */ #define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk /*!<Filter Scale Configuration bit 9 */ #define CAN_FS1R_FSC10_Pos (10U) #define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos) /*!< 0x00000400 */ #define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk /*!<Filter Scale Configuration bit 10 */ #define CAN_FS1R_FSC11_Pos (11U) #define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos) /*!< 0x00000800 */ #define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk /*!<Filter Scale Configuration bit 11 */ #define CAN_FS1R_FSC12_Pos (12U) #define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos) /*!< 0x00001000 */ #define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk /*!<Filter Scale Configuration bit 12 */ #define CAN_FS1R_FSC13_Pos (13U) #define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos) /*!< 0x00002000 */ #define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk /*!<Filter Scale Configuration bit 13 */ #define CAN_FS1R_FSC14_Pos (14U) #define CAN_FS1R_FSC14_Msk (0x1UL << CAN_FS1R_FSC14_Pos) /*!< 0x00004000 */ #define CAN_FS1R_FSC14 CAN_FS1R_FSC14_Msk /*!<Filter Scale Configuration bit 14 */ #define CAN_FS1R_FSC15_Pos (15U) #define CAN_FS1R_FSC15_Msk (0x1UL << CAN_FS1R_FSC15_Pos) /*!< 0x00008000 */ #define CAN_FS1R_FSC15 CAN_FS1R_FSC15_Msk /*!<Filter Scale Configuration bit 15 */ #define CAN_FS1R_FSC16_Pos (16U) #define CAN_FS1R_FSC16_Msk (0x1UL << CAN_FS1R_FSC16_Pos) /*!< 0x00010000 */ #define CAN_FS1R_FSC16 CAN_FS1R_FSC16_Msk /*!<Filter Scale Configuration bit 16 */ #define CAN_FS1R_FSC17_Pos (17U) #define CAN_FS1R_FSC17_Msk (0x1UL << CAN_FS1R_FSC17_Pos) /*!< 0x00020000 */ #define CAN_FS1R_FSC17 CAN_FS1R_FSC17_Msk /*!<Filter Scale Configuration bit 17 */ #define CAN_FS1R_FSC18_Pos (18U) #define CAN_FS1R_FSC18_Msk (0x1UL << CAN_FS1R_FSC18_Pos) /*!< 0x00040000 */ #define CAN_FS1R_FSC18 CAN_FS1R_FSC18_Msk /*!<Filter Scale Configuration bit 18 */ #define CAN_FS1R_FSC19_Pos (19U) #define CAN_FS1R_FSC19_Msk (0x1UL << CAN_FS1R_FSC19_Pos) /*!< 0x00080000 */ #define CAN_FS1R_FSC19 CAN_FS1R_FSC19_Msk /*!<Filter Scale Configuration bit 19 */ #define CAN_FS1R_FSC20_Pos (20U) #define CAN_FS1R_FSC20_Msk (0x1UL << CAN_FS1R_FSC20_Pos) /*!< 0x00100000 */ #define CAN_FS1R_FSC20 CAN_FS1R_FSC20_Msk /*!<Filter Scale Configuration bit 20 */ #define CAN_FS1R_FSC21_Pos (21U) #define CAN_FS1R_FSC21_Msk (0x1UL << CAN_FS1R_FSC21_Pos) /*!< 0x00200000 */ #define CAN_FS1R_FSC21 CAN_FS1R_FSC21_Msk /*!<Filter Scale Configuration bit 21 */ #define CAN_FS1R_FSC22_Pos (22U) #define CAN_FS1R_FSC22_Msk (0x1UL << CAN_FS1R_FSC22_Pos) /*!< 0x00400000 */ #define CAN_FS1R_FSC22 CAN_FS1R_FSC22_Msk /*!<Filter Scale Configuration bit 22 */ #define CAN_FS1R_FSC23_Pos (23U) #define CAN_FS1R_FSC23_Msk (0x1UL << CAN_FS1R_FSC23_Pos) /*!< 0x00800000 */ #define CAN_FS1R_FSC23 CAN_FS1R_FSC23_Msk /*!<Filter Scale Configuration bit 23 */ #define CAN_FS1R_FSC24_Pos (24U) #define CAN_FS1R_FSC24_Msk (0x1UL << CAN_FS1R_FSC24_Pos) /*!< 0x01000000 */ #define CAN_FS1R_FSC24 CAN_FS1R_FSC24_Msk /*!<Filter Scale Configuration bit 24 */ #define CAN_FS1R_FSC25_Pos (25U) #define CAN_FS1R_FSC25_Msk (0x1UL << CAN_FS1R_FSC25_Pos) /*!< 0x02000000 */ #define CAN_FS1R_FSC25 CAN_FS1R_FSC25_Msk /*!<Filter Scale Configuration bit 25 */ #define CAN_FS1R_FSC26_Pos (26U) #define CAN_FS1R_FSC26_Msk (0x1UL << CAN_FS1R_FSC26_Pos) /*!< 0x04000000 */ #define CAN_FS1R_FSC26 CAN_FS1R_FSC26_Msk /*!<Filter Scale Configuration bit 26 */ #define CAN_FS1R_FSC27_Pos (27U) #define CAN_FS1R_FSC27_Msk (0x1UL << CAN_FS1R_FSC27_Pos) /*!< 0x08000000 */ #define CAN_FS1R_FSC27 CAN_FS1R_FSC27_Msk /*!<Filter Scale Configuration bit 27 */ /****************** Bit definition for CAN_FFA1R register *******************/ #define CAN_FFA1R_FFA_Pos (0U) #define CAN_FFA1R_FFA_Msk (0xFFFFFFFUL << CAN_FFA1R_FFA_Pos) /*!< 0x0FFFFFFF */ #define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk /*!<Filter FIFO Assignment */ #define CAN_FFA1R_FFA0_Pos (0U) #define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos) /*!< 0x00000001 */ #define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk /*!<Filter FIFO Assignment bit 0 */ #define CAN_FFA1R_FFA1_Pos (1U) #define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos) /*!< 0x00000002 */ #define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk /*!<Filter FIFO Assignment bit 1 */ #define CAN_FFA1R_FFA2_Pos (2U) #define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos) /*!< 0x00000004 */ #define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk /*!<Filter FIFO Assignment bit 2 */ #define CAN_FFA1R_FFA3_Pos (3U) #define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos) /*!< 0x00000008 */ #define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk /*!<Filter FIFO Assignment bit 3 */ #define CAN_FFA1R_FFA4_Pos (4U) #define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos) /*!< 0x00000010 */ #define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk /*!<Filter FIFO Assignment bit 4 */ #define CAN_FFA1R_FFA5_Pos (5U) #define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos) /*!< 0x00000020 */ #define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk /*!<Filter FIFO Assignment bit 5 */ #define CAN_FFA1R_FFA6_Pos (6U) #define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos) /*!< 0x00000040 */ #define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk /*!<Filter FIFO Assignment bit 6 */ #define CAN_FFA1R_FFA7_Pos (7U) #define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos) /*!< 0x00000080 */ #define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk /*!<Filter FIFO Assignment bit 7 */ #define CAN_FFA1R_FFA8_Pos (8U) #define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos) /*!< 0x00000100 */ #define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk /*!<Filter FIFO Assignment bit 8 */ #define CAN_FFA1R_FFA9_Pos (9U) #define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos) /*!< 0x00000200 */ #define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk /*!<Filter FIFO Assignment bit 9 */ #define CAN_FFA1R_FFA10_Pos (10U) #define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos) /*!< 0x00000400 */ #define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk /*!<Filter FIFO Assignment bit 10 */ #define CAN_FFA1R_FFA11_Pos (11U) #define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos) /*!< 0x00000800 */ #define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk /*!<Filter FIFO Assignment bit 11 */ #define CAN_FFA1R_FFA12_Pos (12U) #define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos) /*!< 0x00001000 */ #define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk /*!<Filter FIFO Assignment bit 12 */ #define CAN_FFA1R_FFA13_Pos (13U) #define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos) /*!< 0x00002000 */ #define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk /*!<Filter FIFO Assignment bit 13 */ #define CAN_FFA1R_FFA14_Pos (14U) #define CAN_FFA1R_FFA14_Msk (0x1UL << CAN_FFA1R_FFA14_Pos) /*!< 0x00004000 */ #define CAN_FFA1R_FFA14 CAN_FFA1R_FFA14_Msk /*!<Filter FIFO Assignment bit 14 */ #define CAN_FFA1R_FFA15_Pos (15U) #define CAN_FFA1R_FFA15_Msk (0x1UL << CAN_FFA1R_FFA15_Pos) /*!< 0x00008000 */ #define CAN_FFA1R_FFA15 CAN_FFA1R_FFA15_Msk /*!<Filter FIFO Assignment bit 15 */ #define CAN_FFA1R_FFA16_Pos (16U) #define CAN_FFA1R_FFA16_Msk (0x1UL << CAN_FFA1R_FFA16_Pos) /*!< 0x00010000 */ #define CAN_FFA1R_FFA16 CAN_FFA1R_FFA16_Msk /*!<Filter FIFO Assignment bit 16 */ #define CAN_FFA1R_FFA17_Pos (17U) #define CAN_FFA1R_FFA17_Msk (0x1UL << CAN_FFA1R_FFA17_Pos) /*!< 0x00020000 */ #define CAN_FFA1R_FFA17 CAN_FFA1R_FFA17_Msk /*!<Filter FIFO Assignment bit 17 */ #define CAN_FFA1R_FFA18_Pos (18U) #define CAN_FFA1R_FFA18_Msk (0x1UL << CAN_FFA1R_FFA18_Pos) /*!< 0x00040000 */ #define CAN_FFA1R_FFA18 CAN_FFA1R_FFA18_Msk /*!<Filter FIFO Assignment bit 18 */ #define CAN_FFA1R_FFA19_Pos (19U) #define CAN_FFA1R_FFA19_Msk (0x1UL << CAN_FFA1R_FFA19_Pos) /*!< 0x00080000 */ #define CAN_FFA1R_FFA19 CAN_FFA1R_FFA19_Msk /*!<Filter FIFO Assignment bit 19 */ #define CAN_FFA1R_FFA20_Pos (20U) #define CAN_FFA1R_FFA20_Msk (0x1UL << CAN_FFA1R_FFA20_Pos) /*!< 0x00100000 */ #define CAN_FFA1R_FFA20 CAN_FFA1R_FFA20_Msk /*!<Filter FIFO Assignment bit 20 */ #define CAN_FFA1R_FFA21_Pos (21U) #define CAN_FFA1R_FFA21_Msk (0x1UL << CAN_FFA1R_FFA21_Pos) /*!< 0x00200000 */ #define CAN_FFA1R_FFA21 CAN_FFA1R_FFA21_Msk /*!<Filter FIFO Assignment bit 21 */ #define CAN_FFA1R_FFA22_Pos (22U) #define CAN_FFA1R_FFA22_Msk (0x1UL << CAN_FFA1R_FFA22_Pos) /*!< 0x00400000 */ #define CAN_FFA1R_FFA22 CAN_FFA1R_FFA22_Msk /*!<Filter FIFO Assignment bit 22 */ #define CAN_FFA1R_FFA23_Pos (23U) #define CAN_FFA1R_FFA23_Msk (0x1UL << CAN_FFA1R_FFA23_Pos) /*!< 0x00800000 */ #define CAN_FFA1R_FFA23 CAN_FFA1R_FFA23_Msk /*!<Filter FIFO Assignment bit 23 */ #define CAN_FFA1R_FFA24_Pos (24U) #define CAN_FFA1R_FFA24_Msk (0x1UL << CAN_FFA1R_FFA24_Pos) /*!< 0x01000000 */ #define CAN_FFA1R_FFA24 CAN_FFA1R_FFA24_Msk /*!<Filter FIFO Assignment bit 24 */ #define CAN_FFA1R_FFA25_Pos (25U) #define CAN_FFA1R_FFA25_Msk (0x1UL << CAN_FFA1R_FFA25_Pos) /*!< 0x02000000 */ #define CAN_FFA1R_FFA25 CAN_FFA1R_FFA25_Msk /*!<Filter FIFO Assignment bit 25 */ #define CAN_FFA1R_FFA26_Pos (26U) #define CAN_FFA1R_FFA26_Msk (0x1UL << CAN_FFA1R_FFA26_Pos) /*!< 0x04000000 */ #define CAN_FFA1R_FFA26 CAN_FFA1R_FFA26_Msk /*!<Filter FIFO Assignment bit 26 */ #define CAN_FFA1R_FFA27_Pos (27U) #define CAN_FFA1R_FFA27_Msk (0x1UL << CAN_FFA1R_FFA27_Pos) /*!< 0x08000000 */ #define CAN_FFA1R_FFA27 CAN_FFA1R_FFA27_Msk /*!<Filter FIFO Assignment bit 27 */ /******************* Bit definition for CAN_FA1R register *******************/ #define CAN_FA1R_FACT_Pos (0U) #define CAN_FA1R_FACT_Msk (0xFFFFFFFUL << CAN_FA1R_FACT_Pos) /*!< 0x0FFFFFFF */ #define CAN_FA1R_FACT CAN_FA1R_FACT_Msk /*!<Filter Active */ #define CAN_FA1R_FACT0_Pos (0U) #define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos) /*!< 0x00000001 */ #define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk /*!<Filter Active bit 0 */ #define CAN_FA1R_FACT1_Pos (1U) #define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos) /*!< 0x00000002 */ #define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk /*!<Filter Active bit 1 */ #define CAN_FA1R_FACT2_Pos (2U) #define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos) /*!< 0x00000004 */ #define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk /*!<Filter Active bit 2 */ #define CAN_FA1R_FACT3_Pos (3U) #define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos) /*!< 0x00000008 */ #define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk /*!<Filter Active bit 3 */ #define CAN_FA1R_FACT4_Pos (4U) #define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos) /*!< 0x00000010 */ #define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk /*!<Filter Active bit 4 */ #define CAN_FA1R_FACT5_Pos (5U) #define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos) /*!< 0x00000020 */ #define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk /*!<Filter Active bit 5 */ #define CAN_FA1R_FACT6_Pos (6U) #define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos) /*!< 0x00000040 */ #define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk /*!<Filter Active bit 6 */ #define CAN_FA1R_FACT7_Pos (7U) #define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos) /*!< 0x00000080 */ #define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk /*!<Filter Active bit 7 */ #define CAN_FA1R_FACT8_Pos (8U) #define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos) /*!< 0x00000100 */ #define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk /*!<Filter Active bit 8 */ #define CAN_FA1R_FACT9_Pos (9U) #define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos) /*!< 0x00000200 */ #define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk /*!<Filter Active bit 9 */ #define CAN_FA1R_FACT10_Pos (10U) #define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos) /*!< 0x00000400 */ #define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk /*!<Filter Active bit 10 */ #define CAN_FA1R_FACT11_Pos (11U) #define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos) /*!< 0x00000800 */ #define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk /*!<Filter Active bit 11 */ #define CAN_FA1R_FACT12_Pos (12U) #define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos) /*!< 0x00001000 */ #define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk /*!<Filter Active bit 12 */ #define CAN_FA1R_FACT13_Pos (13U) #define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos) /*!< 0x00002000 */ #define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk /*!<Filter Active bit 13 */ #define CAN_FA1R_FACT14_Pos (14U) #define CAN_FA1R_FACT14_Msk (0x1UL << CAN_FA1R_FACT14_Pos) /*!< 0x00004000 */ #define CAN_FA1R_FACT14 CAN_FA1R_FACT14_Msk /*!<Filter Active bit 14 */ #define CAN_FA1R_FACT15_Pos (15U) #define CAN_FA1R_FACT15_Msk (0x1UL << CAN_FA1R_FACT15_Pos) /*!< 0x00008000 */ #define CAN_FA1R_FACT15 CAN_FA1R_FACT15_Msk /*!<Filter Active bit 15 */ #define CAN_FA1R_FACT16_Pos (16U) #define CAN_FA1R_FACT16_Msk (0x1UL << CAN_FA1R_FACT16_Pos) /*!< 0x00010000 */ #define CAN_FA1R_FACT16 CAN_FA1R_FACT16_Msk /*!<Filter Active bit 16 */ #define CAN_FA1R_FACT17_Pos (17U) #define CAN_FA1R_FACT17_Msk (0x1UL << CAN_FA1R_FACT17_Pos) /*!< 0x00020000 */ #define CAN_FA1R_FACT17 CAN_FA1R_FACT17_Msk /*!<Filter Active bit 17 */ #define CAN_FA1R_FACT18_Pos (18U) #define CAN_FA1R_FACT18_Msk (0x1UL << CAN_FA1R_FACT18_Pos) /*!< 0x00040000 */ #define CAN_FA1R_FACT18 CAN_FA1R_FACT18_Msk /*!<Filter Active bit 18 */ #define CAN_FA1R_FACT19_Pos (19U) #define CAN_FA1R_FACT19_Msk (0x1UL << CAN_FA1R_FACT19_Pos) /*!< 0x00080000 */ #define CAN_FA1R_FACT19 CAN_FA1R_FACT19_Msk /*!<Filter Active bit 19 */ #define CAN_FA1R_FACT20_Pos (20U) #define CAN_FA1R_FACT20_Msk (0x1UL << CAN_FA1R_FACT20_Pos) /*!< 0x00100000 */ #define CAN_FA1R_FACT20 CAN_FA1R_FACT20_Msk /*!<Filter Active bit 20 */ #define CAN_FA1R_FACT21_Pos (21U) #define CAN_FA1R_FACT21_Msk (0x1UL << CAN_FA1R_FACT21_Pos) /*!< 0x00200000 */ #define CAN_FA1R_FACT21 CAN_FA1R_FACT21_Msk /*!<Filter Active bit 21 */ #define CAN_FA1R_FACT22_Pos (22U) #define CAN_FA1R_FACT22_Msk (0x1UL << CAN_FA1R_FACT22_Pos) /*!< 0x00400000 */ #define CAN_FA1R_FACT22 CAN_FA1R_FACT22_Msk /*!<Filter Active bit 22 */ #define CAN_FA1R_FACT23_Pos (23U) #define CAN_FA1R_FACT23_Msk (0x1UL << CAN_FA1R_FACT23_Pos) /*!< 0x00800000 */ #define CAN_FA1R_FACT23 CAN_FA1R_FACT23_Msk /*!<Filter Active bit 23 */ #define CAN_FA1R_FACT24_Pos (24U) #define CAN_FA1R_FACT24_Msk (0x1UL << CAN_FA1R_FACT24_Pos) /*!< 0x01000000 */ #define CAN_FA1R_FACT24 CAN_FA1R_FACT24_Msk /*!<Filter Active bit 24 */ #define CAN_FA1R_FACT25_Pos (25U) #define CAN_FA1R_FACT25_Msk (0x1UL << CAN_FA1R_FACT25_Pos) /*!< 0x02000000 */ #define CAN_FA1R_FACT25 CAN_FA1R_FACT25_Msk /*!<Filter Active bit 25 */ #define CAN_FA1R_FACT26_Pos (26U) #define CAN_FA1R_FACT26_Msk (0x1UL << CAN_FA1R_FACT26_Pos) /*!< 0x04000000 */ #define CAN_FA1R_FACT26 CAN_FA1R_FACT26_Msk /*!<Filter Active bit 26 */ #define CAN_FA1R_FACT27_Pos (27U) #define CAN_FA1R_FACT27_Msk (0x1UL << CAN_FA1R_FACT27_Pos) /*!< 0x08000000 */ #define CAN_FA1R_FACT27 CAN_FA1R_FACT27_Msk /*!<Filter Active bit 27 */ /******************* Bit definition for CAN_F0R1 register *******************/ #define CAN_F0R1_FB0_Pos (0U) #define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F0R1_FB1_Pos (1U) #define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F0R1_FB2_Pos (2U) #define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F0R1_FB3_Pos (3U) #define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F0R1_FB4_Pos (4U) #define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F0R1_FB5_Pos (5U) #define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F0R1_FB6_Pos (6U) #define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F0R1_FB7_Pos (7U) #define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F0R1_FB8_Pos (8U) #define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F0R1_FB9_Pos (9U) #define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F0R1_FB10_Pos (10U) #define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F0R1_FB11_Pos (11U) #define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F0R1_FB12_Pos (12U) #define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F0R1_FB13_Pos (13U) #define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F0R1_FB14_Pos (14U) #define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F0R1_FB15_Pos (15U) #define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F0R1_FB16_Pos (16U) #define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F0R1_FB17_Pos (17U) #define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F0R1_FB18_Pos (18U) #define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F0R1_FB19_Pos (19U) #define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F0R1_FB20_Pos (20U) #define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F0R1_FB21_Pos (21U) #define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F0R1_FB22_Pos (22U) #define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F0R1_FB23_Pos (23U) #define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F0R1_FB24_Pos (24U) #define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F0R1_FB25_Pos (25U) #define CAN_F0R1_FB25_Msk (0x1UL << CAN_F0R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F0R1_FB25 CAN_F0R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F0R1_FB26_Pos (26U) #define CAN_F0R1_FB26_Msk (0x1UL << CAN_F0R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F0R1_FB26 CAN_F0R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F0R1_FB27_Pos (27U) #define CAN_F0R1_FB27_Msk (0x1UL << CAN_F0R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F0R1_FB27 CAN_F0R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F0R1_FB28_Pos (28U) #define CAN_F0R1_FB28_Msk (0x1UL << CAN_F0R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F0R1_FB28 CAN_F0R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F0R1_FB29_Pos (29U) #define CAN_F0R1_FB29_Msk (0x1UL << CAN_F0R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F0R1_FB29 CAN_F0R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F0R1_FB30_Pos (30U) #define CAN_F0R1_FB30_Msk (0x1UL << CAN_F0R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F0R1_FB30 CAN_F0R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F0R1_FB31_Pos (31U) #define CAN_F0R1_FB31_Msk (0x1UL << CAN_F0R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F0R1_FB31 CAN_F0R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F1R1 register *******************/ #define CAN_F1R1_FB0_Pos (0U) #define CAN_F1R1_FB0_Msk (0x1UL << CAN_F1R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F1R1_FB0 CAN_F1R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F1R1_FB1_Pos (1U) #define CAN_F1R1_FB1_Msk (0x1UL << CAN_F1R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F1R1_FB1 CAN_F1R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F1R1_FB2_Pos (2U) #define CAN_F1R1_FB2_Msk (0x1UL << CAN_F1R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F1R1_FB2 CAN_F1R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F1R1_FB3_Pos (3U) #define CAN_F1R1_FB3_Msk (0x1UL << CAN_F1R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F1R1_FB3 CAN_F1R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F1R1_FB4_Pos (4U) #define CAN_F1R1_FB4_Msk (0x1UL << CAN_F1R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F1R1_FB4 CAN_F1R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F1R1_FB5_Pos (5U) #define CAN_F1R1_FB5_Msk (0x1UL << CAN_F1R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F1R1_FB5 CAN_F1R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F1R1_FB6_Pos (6U) #define CAN_F1R1_FB6_Msk (0x1UL << CAN_F1R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F1R1_FB6 CAN_F1R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F1R1_FB7_Pos (7U) #define CAN_F1R1_FB7_Msk (0x1UL << CAN_F1R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F1R1_FB7 CAN_F1R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F1R1_FB8_Pos (8U) #define CAN_F1R1_FB8_Msk (0x1UL << CAN_F1R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F1R1_FB8 CAN_F1R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F1R1_FB9_Pos (9U) #define CAN_F1R1_FB9_Msk (0x1UL << CAN_F1R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F1R1_FB9 CAN_F1R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F1R1_FB10_Pos (10U) #define CAN_F1R1_FB10_Msk (0x1UL << CAN_F1R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F1R1_FB10 CAN_F1R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F1R1_FB11_Pos (11U) #define CAN_F1R1_FB11_Msk (0x1UL << CAN_F1R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F1R1_FB11 CAN_F1R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F1R1_FB12_Pos (12U) #define CAN_F1R1_FB12_Msk (0x1UL << CAN_F1R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F1R1_FB12 CAN_F1R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F1R1_FB13_Pos (13U) #define CAN_F1R1_FB13_Msk (0x1UL << CAN_F1R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F1R1_FB13 CAN_F1R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F1R1_FB14_Pos (14U) #define CAN_F1R1_FB14_Msk (0x1UL << CAN_F1R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F1R1_FB14 CAN_F1R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F1R1_FB15_Pos (15U) #define CAN_F1R1_FB15_Msk (0x1UL << CAN_F1R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F1R1_FB15 CAN_F1R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F1R1_FB16_Pos (16U) #define CAN_F1R1_FB16_Msk (0x1UL << CAN_F1R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F1R1_FB16 CAN_F1R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F1R1_FB17_Pos (17U) #define CAN_F1R1_FB17_Msk (0x1UL << CAN_F1R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F1R1_FB17 CAN_F1R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F1R1_FB18_Pos (18U) #define CAN_F1R1_FB18_Msk (0x1UL << CAN_F1R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F1R1_FB18 CAN_F1R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F1R1_FB19_Pos (19U) #define CAN_F1R1_FB19_Msk (0x1UL << CAN_F1R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F1R1_FB19 CAN_F1R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F1R1_FB20_Pos (20U) #define CAN_F1R1_FB20_Msk (0x1UL << CAN_F1R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F1R1_FB20 CAN_F1R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F1R1_FB21_Pos (21U) #define CAN_F1R1_FB21_Msk (0x1UL << CAN_F1R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F1R1_FB21 CAN_F1R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F1R1_FB22_Pos (22U) #define CAN_F1R1_FB22_Msk (0x1UL << CAN_F1R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F1R1_FB22 CAN_F1R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F1R1_FB23_Pos (23U) #define CAN_F1R1_FB23_Msk (0x1UL << CAN_F1R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F1R1_FB23 CAN_F1R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F1R1_FB24_Pos (24U) #define CAN_F1R1_FB24_Msk (0x1UL << CAN_F1R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F1R1_FB24 CAN_F1R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F1R1_FB25_Pos (25U) #define CAN_F1R1_FB25_Msk (0x1UL << CAN_F1R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F1R1_FB25 CAN_F1R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F1R1_FB26_Pos (26U) #define CAN_F1R1_FB26_Msk (0x1UL << CAN_F1R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F1R1_FB26 CAN_F1R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F1R1_FB27_Pos (27U) #define CAN_F1R1_FB27_Msk (0x1UL << CAN_F1R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F1R1_FB27 CAN_F1R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F1R1_FB28_Pos (28U) #define CAN_F1R1_FB28_Msk (0x1UL << CAN_F1R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F1R1_FB28 CAN_F1R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F1R1_FB29_Pos (29U) #define CAN_F1R1_FB29_Msk (0x1UL << CAN_F1R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F1R1_FB29 CAN_F1R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F1R1_FB30_Pos (30U) #define CAN_F1R1_FB30_Msk (0x1UL << CAN_F1R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F1R1_FB30 CAN_F1R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F1R1_FB31_Pos (31U) #define CAN_F1R1_FB31_Msk (0x1UL << CAN_F1R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F1R1_FB31 CAN_F1R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F2R1 register *******************/ #define CAN_F2R1_FB0_Pos (0U) #define CAN_F2R1_FB0_Msk (0x1UL << CAN_F2R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F2R1_FB0 CAN_F2R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F2R1_FB1_Pos (1U) #define CAN_F2R1_FB1_Msk (0x1UL << CAN_F2R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F2R1_FB1 CAN_F2R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F2R1_FB2_Pos (2U) #define CAN_F2R1_FB2_Msk (0x1UL << CAN_F2R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F2R1_FB2 CAN_F2R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F2R1_FB3_Pos (3U) #define CAN_F2R1_FB3_Msk (0x1UL << CAN_F2R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F2R1_FB3 CAN_F2R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F2R1_FB4_Pos (4U) #define CAN_F2R1_FB4_Msk (0x1UL << CAN_F2R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F2R1_FB4 CAN_F2R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F2R1_FB5_Pos (5U) #define CAN_F2R1_FB5_Msk (0x1UL << CAN_F2R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F2R1_FB5 CAN_F2R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F2R1_FB6_Pos (6U) #define CAN_F2R1_FB6_Msk (0x1UL << CAN_F2R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F2R1_FB6 CAN_F2R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F2R1_FB7_Pos (7U) #define CAN_F2R1_FB7_Msk (0x1UL << CAN_F2R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F2R1_FB7 CAN_F2R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F2R1_FB8_Pos (8U) #define CAN_F2R1_FB8_Msk (0x1UL << CAN_F2R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F2R1_FB8 CAN_F2R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F2R1_FB9_Pos (9U) #define CAN_F2R1_FB9_Msk (0x1UL << CAN_F2R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F2R1_FB9 CAN_F2R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F2R1_FB10_Pos (10U) #define CAN_F2R1_FB10_Msk (0x1UL << CAN_F2R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F2R1_FB10 CAN_F2R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F2R1_FB11_Pos (11U) #define CAN_F2R1_FB11_Msk (0x1UL << CAN_F2R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F2R1_FB11 CAN_F2R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F2R1_FB12_Pos (12U) #define CAN_F2R1_FB12_Msk (0x1UL << CAN_F2R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F2R1_FB12 CAN_F2R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F2R1_FB13_Pos (13U) #define CAN_F2R1_FB13_Msk (0x1UL << CAN_F2R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F2R1_FB13 CAN_F2R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F2R1_FB14_Pos (14U) #define CAN_F2R1_FB14_Msk (0x1UL << CAN_F2R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F2R1_FB14 CAN_F2R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F2R1_FB15_Pos (15U) #define CAN_F2R1_FB15_Msk (0x1UL << CAN_F2R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F2R1_FB15 CAN_F2R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F2R1_FB16_Pos (16U) #define CAN_F2R1_FB16_Msk (0x1UL << CAN_F2R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F2R1_FB16 CAN_F2R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F2R1_FB17_Pos (17U) #define CAN_F2R1_FB17_Msk (0x1UL << CAN_F2R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F2R1_FB17 CAN_F2R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F2R1_FB18_Pos (18U) #define CAN_F2R1_FB18_Msk (0x1UL << CAN_F2R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F2R1_FB18 CAN_F2R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F2R1_FB19_Pos (19U) #define CAN_F2R1_FB19_Msk (0x1UL << CAN_F2R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F2R1_FB19 CAN_F2R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F2R1_FB20_Pos (20U) #define CAN_F2R1_FB20_Msk (0x1UL << CAN_F2R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F2R1_FB20 CAN_F2R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F2R1_FB21_Pos (21U) #define CAN_F2R1_FB21_Msk (0x1UL << CAN_F2R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F2R1_FB21 CAN_F2R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F2R1_FB22_Pos (22U) #define CAN_F2R1_FB22_Msk (0x1UL << CAN_F2R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F2R1_FB22 CAN_F2R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F2R1_FB23_Pos (23U) #define CAN_F2R1_FB23_Msk (0x1UL << CAN_F2R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F2R1_FB23 CAN_F2R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F2R1_FB24_Pos (24U) #define CAN_F2R1_FB24_Msk (0x1UL << CAN_F2R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F2R1_FB24 CAN_F2R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F2R1_FB25_Pos (25U) #define CAN_F2R1_FB25_Msk (0x1UL << CAN_F2R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F2R1_FB25 CAN_F2R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F2R1_FB26_Pos (26U) #define CAN_F2R1_FB26_Msk (0x1UL << CAN_F2R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F2R1_FB26 CAN_F2R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F2R1_FB27_Pos (27U) #define CAN_F2R1_FB27_Msk (0x1UL << CAN_F2R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F2R1_FB27 CAN_F2R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F2R1_FB28_Pos (28U) #define CAN_F2R1_FB28_Msk (0x1UL << CAN_F2R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F2R1_FB28 CAN_F2R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F2R1_FB29_Pos (29U) #define CAN_F2R1_FB29_Msk (0x1UL << CAN_F2R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F2R1_FB29 CAN_F2R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F2R1_FB30_Pos (30U) #define CAN_F2R1_FB30_Msk (0x1UL << CAN_F2R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F2R1_FB30 CAN_F2R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F2R1_FB31_Pos (31U) #define CAN_F2R1_FB31_Msk (0x1UL << CAN_F2R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F2R1_FB31 CAN_F2R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F3R1 register *******************/ #define CAN_F3R1_FB0_Pos (0U) #define CAN_F3R1_FB0_Msk (0x1UL << CAN_F3R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F3R1_FB0 CAN_F3R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F3R1_FB1_Pos (1U) #define CAN_F3R1_FB1_Msk (0x1UL << CAN_F3R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F3R1_FB1 CAN_F3R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F3R1_FB2_Pos (2U) #define CAN_F3R1_FB2_Msk (0x1UL << CAN_F3R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F3R1_FB2 CAN_F3R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F3R1_FB3_Pos (3U) #define CAN_F3R1_FB3_Msk (0x1UL << CAN_F3R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F3R1_FB3 CAN_F3R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F3R1_FB4_Pos (4U) #define CAN_F3R1_FB4_Msk (0x1UL << CAN_F3R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F3R1_FB4 CAN_F3R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F3R1_FB5_Pos (5U) #define CAN_F3R1_FB5_Msk (0x1UL << CAN_F3R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F3R1_FB5 CAN_F3R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F3R1_FB6_Pos (6U) #define CAN_F3R1_FB6_Msk (0x1UL << CAN_F3R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F3R1_FB6 CAN_F3R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F3R1_FB7_Pos (7U) #define CAN_F3R1_FB7_Msk (0x1UL << CAN_F3R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F3R1_FB7 CAN_F3R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F3R1_FB8_Pos (8U) #define CAN_F3R1_FB8_Msk (0x1UL << CAN_F3R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F3R1_FB8 CAN_F3R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F3R1_FB9_Pos (9U) #define CAN_F3R1_FB9_Msk (0x1UL << CAN_F3R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F3R1_FB9 CAN_F3R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F3R1_FB10_Pos (10U) #define CAN_F3R1_FB10_Msk (0x1UL << CAN_F3R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F3R1_FB10 CAN_F3R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F3R1_FB11_Pos (11U) #define CAN_F3R1_FB11_Msk (0x1UL << CAN_F3R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F3R1_FB11 CAN_F3R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F3R1_FB12_Pos (12U) #define CAN_F3R1_FB12_Msk (0x1UL << CAN_F3R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F3R1_FB12 CAN_F3R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F3R1_FB13_Pos (13U) #define CAN_F3R1_FB13_Msk (0x1UL << CAN_F3R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F3R1_FB13 CAN_F3R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F3R1_FB14_Pos (14U) #define CAN_F3R1_FB14_Msk (0x1UL << CAN_F3R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F3R1_FB14 CAN_F3R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F3R1_FB15_Pos (15U) #define CAN_F3R1_FB15_Msk (0x1UL << CAN_F3R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F3R1_FB15 CAN_F3R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F3R1_FB16_Pos (16U) #define CAN_F3R1_FB16_Msk (0x1UL << CAN_F3R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F3R1_FB16 CAN_F3R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F3R1_FB17_Pos (17U) #define CAN_F3R1_FB17_Msk (0x1UL << CAN_F3R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F3R1_FB17 CAN_F3R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F3R1_FB18_Pos (18U) #define CAN_F3R1_FB18_Msk (0x1UL << CAN_F3R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F3R1_FB18 CAN_F3R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F3R1_FB19_Pos (19U) #define CAN_F3R1_FB19_Msk (0x1UL << CAN_F3R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F3R1_FB19 CAN_F3R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F3R1_FB20_Pos (20U) #define CAN_F3R1_FB20_Msk (0x1UL << CAN_F3R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F3R1_FB20 CAN_F3R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F3R1_FB21_Pos (21U) #define CAN_F3R1_FB21_Msk (0x1UL << CAN_F3R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F3R1_FB21 CAN_F3R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F3R1_FB22_Pos (22U) #define CAN_F3R1_FB22_Msk (0x1UL << CAN_F3R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F3R1_FB22 CAN_F3R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F3R1_FB23_Pos (23U) #define CAN_F3R1_FB23_Msk (0x1UL << CAN_F3R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F3R1_FB23 CAN_F3R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F3R1_FB24_Pos (24U) #define CAN_F3R1_FB24_Msk (0x1UL << CAN_F3R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F3R1_FB24 CAN_F3R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F3R1_FB25_Pos (25U) #define CAN_F3R1_FB25_Msk (0x1UL << CAN_F3R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F3R1_FB25 CAN_F3R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F3R1_FB26_Pos (26U) #define CAN_F3R1_FB26_Msk (0x1UL << CAN_F3R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F3R1_FB26 CAN_F3R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F3R1_FB27_Pos (27U) #define CAN_F3R1_FB27_Msk (0x1UL << CAN_F3R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F3R1_FB27 CAN_F3R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F3R1_FB28_Pos (28U) #define CAN_F3R1_FB28_Msk (0x1UL << CAN_F3R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F3R1_FB28 CAN_F3R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F3R1_FB29_Pos (29U) #define CAN_F3R1_FB29_Msk (0x1UL << CAN_F3R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F3R1_FB29 CAN_F3R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F3R1_FB30_Pos (30U) #define CAN_F3R1_FB30_Msk (0x1UL << CAN_F3R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F3R1_FB30 CAN_F3R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F3R1_FB31_Pos (31U) #define CAN_F3R1_FB31_Msk (0x1UL << CAN_F3R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F3R1_FB31 CAN_F3R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F4R1 register *******************/ #define CAN_F4R1_FB0_Pos (0U) #define CAN_F4R1_FB0_Msk (0x1UL << CAN_F4R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F4R1_FB0 CAN_F4R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F4R1_FB1_Pos (1U) #define CAN_F4R1_FB1_Msk (0x1UL << CAN_F4R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F4R1_FB1 CAN_F4R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F4R1_FB2_Pos (2U) #define CAN_F4R1_FB2_Msk (0x1UL << CAN_F4R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F4R1_FB2 CAN_F4R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F4R1_FB3_Pos (3U) #define CAN_F4R1_FB3_Msk (0x1UL << CAN_F4R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F4R1_FB3 CAN_F4R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F4R1_FB4_Pos (4U) #define CAN_F4R1_FB4_Msk (0x1UL << CAN_F4R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F4R1_FB4 CAN_F4R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F4R1_FB5_Pos (5U) #define CAN_F4R1_FB5_Msk (0x1UL << CAN_F4R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F4R1_FB5 CAN_F4R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F4R1_FB6_Pos (6U) #define CAN_F4R1_FB6_Msk (0x1UL << CAN_F4R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F4R1_FB6 CAN_F4R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F4R1_FB7_Pos (7U) #define CAN_F4R1_FB7_Msk (0x1UL << CAN_F4R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F4R1_FB7 CAN_F4R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F4R1_FB8_Pos (8U) #define CAN_F4R1_FB8_Msk (0x1UL << CAN_F4R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F4R1_FB8 CAN_F4R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F4R1_FB9_Pos (9U) #define CAN_F4R1_FB9_Msk (0x1UL << CAN_F4R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F4R1_FB9 CAN_F4R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F4R1_FB10_Pos (10U) #define CAN_F4R1_FB10_Msk (0x1UL << CAN_F4R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F4R1_FB10 CAN_F4R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F4R1_FB11_Pos (11U) #define CAN_F4R1_FB11_Msk (0x1UL << CAN_F4R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F4R1_FB11 CAN_F4R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F4R1_FB12_Pos (12U) #define CAN_F4R1_FB12_Msk (0x1UL << CAN_F4R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F4R1_FB12 CAN_F4R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F4R1_FB13_Pos (13U) #define CAN_F4R1_FB13_Msk (0x1UL << CAN_F4R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F4R1_FB13 CAN_F4R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F4R1_FB14_Pos (14U) #define CAN_F4R1_FB14_Msk (0x1UL << CAN_F4R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F4R1_FB14 CAN_F4R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F4R1_FB15_Pos (15U) #define CAN_F4R1_FB15_Msk (0x1UL << CAN_F4R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F4R1_FB15 CAN_F4R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F4R1_FB16_Pos (16U) #define CAN_F4R1_FB16_Msk (0x1UL << CAN_F4R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F4R1_FB16 CAN_F4R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F4R1_FB17_Pos (17U) #define CAN_F4R1_FB17_Msk (0x1UL << CAN_F4R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F4R1_FB17 CAN_F4R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F4R1_FB18_Pos (18U) #define CAN_F4R1_FB18_Msk (0x1UL << CAN_F4R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F4R1_FB18 CAN_F4R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F4R1_FB19_Pos (19U) #define CAN_F4R1_FB19_Msk (0x1UL << CAN_F4R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F4R1_FB19 CAN_F4R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F4R1_FB20_Pos (20U) #define CAN_F4R1_FB20_Msk (0x1UL << CAN_F4R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F4R1_FB20 CAN_F4R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F4R1_FB21_Pos (21U) #define CAN_F4R1_FB21_Msk (0x1UL << CAN_F4R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F4R1_FB21 CAN_F4R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F4R1_FB22_Pos (22U) #define CAN_F4R1_FB22_Msk (0x1UL << CAN_F4R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F4R1_FB22 CAN_F4R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F4R1_FB23_Pos (23U) #define CAN_F4R1_FB23_Msk (0x1UL << CAN_F4R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F4R1_FB23 CAN_F4R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F4R1_FB24_Pos (24U) #define CAN_F4R1_FB24_Msk (0x1UL << CAN_F4R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F4R1_FB24 CAN_F4R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F4R1_FB25_Pos (25U) #define CAN_F4R1_FB25_Msk (0x1UL << CAN_F4R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F4R1_FB25 CAN_F4R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F4R1_FB26_Pos (26U) #define CAN_F4R1_FB26_Msk (0x1UL << CAN_F4R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F4R1_FB26 CAN_F4R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F4R1_FB27_Pos (27U) #define CAN_F4R1_FB27_Msk (0x1UL << CAN_F4R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F4R1_FB27 CAN_F4R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F4R1_FB28_Pos (28U) #define CAN_F4R1_FB28_Msk (0x1UL << CAN_F4R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F4R1_FB28 CAN_F4R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F4R1_FB29_Pos (29U) #define CAN_F4R1_FB29_Msk (0x1UL << CAN_F4R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F4R1_FB29 CAN_F4R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F4R1_FB30_Pos (30U) #define CAN_F4R1_FB30_Msk (0x1UL << CAN_F4R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F4R1_FB30 CAN_F4R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F4R1_FB31_Pos (31U) #define CAN_F4R1_FB31_Msk (0x1UL << CAN_F4R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F4R1_FB31 CAN_F4R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F5R1 register *******************/ #define CAN_F5R1_FB0_Pos (0U) #define CAN_F5R1_FB0_Msk (0x1UL << CAN_F5R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F5R1_FB0 CAN_F5R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F5R1_FB1_Pos (1U) #define CAN_F5R1_FB1_Msk (0x1UL << CAN_F5R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F5R1_FB1 CAN_F5R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F5R1_FB2_Pos (2U) #define CAN_F5R1_FB2_Msk (0x1UL << CAN_F5R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F5R1_FB2 CAN_F5R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F5R1_FB3_Pos (3U) #define CAN_F5R1_FB3_Msk (0x1UL << CAN_F5R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F5R1_FB3 CAN_F5R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F5R1_FB4_Pos (4U) #define CAN_F5R1_FB4_Msk (0x1UL << CAN_F5R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F5R1_FB4 CAN_F5R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F5R1_FB5_Pos (5U) #define CAN_F5R1_FB5_Msk (0x1UL << CAN_F5R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F5R1_FB5 CAN_F5R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F5R1_FB6_Pos (6U) #define CAN_F5R1_FB6_Msk (0x1UL << CAN_F5R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F5R1_FB6 CAN_F5R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F5R1_FB7_Pos (7U) #define CAN_F5R1_FB7_Msk (0x1UL << CAN_F5R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F5R1_FB7 CAN_F5R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F5R1_FB8_Pos (8U) #define CAN_F5R1_FB8_Msk (0x1UL << CAN_F5R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F5R1_FB8 CAN_F5R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F5R1_FB9_Pos (9U) #define CAN_F5R1_FB9_Msk (0x1UL << CAN_F5R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F5R1_FB9 CAN_F5R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F5R1_FB10_Pos (10U) #define CAN_F5R1_FB10_Msk (0x1UL << CAN_F5R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F5R1_FB10 CAN_F5R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F5R1_FB11_Pos (11U) #define CAN_F5R1_FB11_Msk (0x1UL << CAN_F5R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F5R1_FB11 CAN_F5R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F5R1_FB12_Pos (12U) #define CAN_F5R1_FB12_Msk (0x1UL << CAN_F5R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F5R1_FB12 CAN_F5R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F5R1_FB13_Pos (13U) #define CAN_F5R1_FB13_Msk (0x1UL << CAN_F5R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F5R1_FB13 CAN_F5R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F5R1_FB14_Pos (14U) #define CAN_F5R1_FB14_Msk (0x1UL << CAN_F5R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F5R1_FB14 CAN_F5R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F5R1_FB15_Pos (15U) #define CAN_F5R1_FB15_Msk (0x1UL << CAN_F5R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F5R1_FB15 CAN_F5R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F5R1_FB16_Pos (16U) #define CAN_F5R1_FB16_Msk (0x1UL << CAN_F5R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F5R1_FB16 CAN_F5R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F5R1_FB17_Pos (17U) #define CAN_F5R1_FB17_Msk (0x1UL << CAN_F5R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F5R1_FB17 CAN_F5R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F5R1_FB18_Pos (18U) #define CAN_F5R1_FB18_Msk (0x1UL << CAN_F5R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F5R1_FB18 CAN_F5R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F5R1_FB19_Pos (19U) #define CAN_F5R1_FB19_Msk (0x1UL << CAN_F5R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F5R1_FB19 CAN_F5R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F5R1_FB20_Pos (20U) #define CAN_F5R1_FB20_Msk (0x1UL << CAN_F5R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F5R1_FB20 CAN_F5R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F5R1_FB21_Pos (21U) #define CAN_F5R1_FB21_Msk (0x1UL << CAN_F5R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F5R1_FB21 CAN_F5R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F5R1_FB22_Pos (22U) #define CAN_F5R1_FB22_Msk (0x1UL << CAN_F5R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F5R1_FB22 CAN_F5R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F5R1_FB23_Pos (23U) #define CAN_F5R1_FB23_Msk (0x1UL << CAN_F5R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F5R1_FB23 CAN_F5R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F5R1_FB24_Pos (24U) #define CAN_F5R1_FB24_Msk (0x1UL << CAN_F5R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F5R1_FB24 CAN_F5R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F5R1_FB25_Pos (25U) #define CAN_F5R1_FB25_Msk (0x1UL << CAN_F5R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F5R1_FB25 CAN_F5R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F5R1_FB26_Pos (26U) #define CAN_F5R1_FB26_Msk (0x1UL << CAN_F5R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F5R1_FB26 CAN_F5R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F5R1_FB27_Pos (27U) #define CAN_F5R1_FB27_Msk (0x1UL << CAN_F5R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F5R1_FB27 CAN_F5R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F5R1_FB28_Pos (28U) #define CAN_F5R1_FB28_Msk (0x1UL << CAN_F5R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F5R1_FB28 CAN_F5R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F5R1_FB29_Pos (29U) #define CAN_F5R1_FB29_Msk (0x1UL << CAN_F5R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F5R1_FB29 CAN_F5R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F5R1_FB30_Pos (30U) #define CAN_F5R1_FB30_Msk (0x1UL << CAN_F5R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F5R1_FB30 CAN_F5R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F5R1_FB31_Pos (31U) #define CAN_F5R1_FB31_Msk (0x1UL << CAN_F5R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F5R1_FB31 CAN_F5R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F6R1 register *******************/ #define CAN_F6R1_FB0_Pos (0U) #define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F6R1_FB1_Pos (1U) #define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F6R1_FB2_Pos (2U) #define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F6R1_FB3_Pos (3U) #define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F6R1_FB4_Pos (4U) #define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F6R1_FB5_Pos (5U) #define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F6R1_FB6_Pos (6U) #define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F6R1_FB7_Pos (7U) #define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F6R1_FB8_Pos (8U) #define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F6R1_FB9_Pos (9U) #define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F6R1_FB10_Pos (10U) #define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F6R1_FB11_Pos (11U) #define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F6R1_FB12_Pos (12U) #define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F6R1_FB13_Pos (13U) #define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F6R1_FB14_Pos (14U) #define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F6R1_FB15_Pos (15U) #define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F6R1_FB16_Pos (16U) #define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F6R1_FB17_Pos (17U) #define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F6R1_FB18_Pos (18U) #define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F6R1_FB19_Pos (19U) #define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F6R1_FB20_Pos (20U) #define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F6R1_FB21_Pos (21U) #define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F6R1_FB22_Pos (22U) #define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F6R1_FB23_Pos (23U) #define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F6R1_FB24_Pos (24U) #define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F6R1_FB25_Pos (25U) #define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F6R1_FB26_Pos (26U) #define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F6R1_FB27_Pos (27U) #define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F6R1_FB28_Pos (28U) #define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F6R1_FB29_Pos (29U) #define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F6R1_FB30_Pos (30U) #define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F6R1_FB31_Pos (31U) #define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F7R1 register *******************/ #define CAN_F7R1_FB0_Pos (0U) #define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F7R1_FB1_Pos (1U) #define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F7R1_FB2_Pos (2U) #define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F7R1_FB3_Pos (3U) #define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F7R1_FB4_Pos (4U) #define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F7R1_FB5_Pos (5U) #define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F7R1_FB6_Pos (6U) #define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F7R1_FB7_Pos (7U) #define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F7R1_FB8_Pos (8U) #define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F7R1_FB9_Pos (9U) #define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F7R1_FB10_Pos (10U) #define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F7R1_FB11_Pos (11U) #define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F7R1_FB12_Pos (12U) #define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F7R1_FB13_Pos (13U) #define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F7R1_FB14_Pos (14U) #define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F7R1_FB15_Pos (15U) #define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F7R1_FB16_Pos (16U) #define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F7R1_FB17_Pos (17U) #define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F7R1_FB18_Pos (18U) #define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F7R1_FB19_Pos (19U) #define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F7R1_FB20_Pos (20U) #define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F7R1_FB21_Pos (21U) #define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F7R1_FB22_Pos (22U) #define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F7R1_FB23_Pos (23U) #define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F7R1_FB24_Pos (24U) #define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F7R1_FB25_Pos (25U) #define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F7R1_FB26_Pos (26U) #define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F7R1_FB27_Pos (27U) #define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F7R1_FB28_Pos (28U) #define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F7R1_FB29_Pos (29U) #define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F7R1_FB30_Pos (30U) #define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F7R1_FB31_Pos (31U) #define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F8R1 register *******************/ #define CAN_F8R1_FB0_Pos (0U) #define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F8R1_FB1_Pos (1U) #define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F8R1_FB2_Pos (2U) #define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F8R1_FB3_Pos (3U) #define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F8R1_FB4_Pos (4U) #define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F8R1_FB5_Pos (5U) #define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F8R1_FB6_Pos (6U) #define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F8R1_FB7_Pos (7U) #define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F8R1_FB8_Pos (8U) #define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F8R1_FB9_Pos (9U) #define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F8R1_FB10_Pos (10U) #define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F8R1_FB11_Pos (11U) #define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F8R1_FB12_Pos (12U) #define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F8R1_FB13_Pos (13U) #define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F8R1_FB14_Pos (14U) #define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F8R1_FB15_Pos (15U) #define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F8R1_FB16_Pos (16U) #define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F8R1_FB17_Pos (17U) #define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F8R1_FB18_Pos (18U) #define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F8R1_FB19_Pos (19U) #define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F8R1_FB20_Pos (20U) #define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F8R1_FB21_Pos (21U) #define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F8R1_FB22_Pos (22U) #define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F8R1_FB23_Pos (23U) #define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F8R1_FB24_Pos (24U) #define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F8R1_FB25_Pos (25U) #define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F8R1_FB26_Pos (26U) #define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F8R1_FB27_Pos (27U) #define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F8R1_FB28_Pos (28U) #define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F8R1_FB29_Pos (29U) #define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F8R1_FB30_Pos (30U) #define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F8R1_FB31_Pos (31U) #define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F9R1 register *******************/ #define CAN_F9R1_FB0_Pos (0U) #define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F9R1_FB1_Pos (1U) #define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F9R1_FB2_Pos (2U) #define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F9R1_FB3_Pos (3U) #define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F9R1_FB4_Pos (4U) #define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F9R1_FB5_Pos (5U) #define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F9R1_FB6_Pos (6U) #define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F9R1_FB7_Pos (7U) #define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F9R1_FB8_Pos (8U) #define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F9R1_FB9_Pos (9U) #define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F9R1_FB10_Pos (10U) #define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F9R1_FB11_Pos (11U) #define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F9R1_FB12_Pos (12U) #define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F9R1_FB13_Pos (13U) #define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F9R1_FB14_Pos (14U) #define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F9R1_FB15_Pos (15U) #define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F9R1_FB16_Pos (16U) #define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F9R1_FB17_Pos (17U) #define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F9R1_FB18_Pos (18U) #define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F9R1_FB19_Pos (19U) #define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F9R1_FB20_Pos (20U) #define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F9R1_FB21_Pos (21U) #define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F9R1_FB22_Pos (22U) #define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F9R1_FB23_Pos (23U) #define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F9R1_FB24_Pos (24U) #define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F9R1_FB25_Pos (25U) #define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F9R1_FB26_Pos (26U) #define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F9R1_FB27_Pos (27U) #define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F9R1_FB28_Pos (28U) #define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F9R1_FB29_Pos (29U) #define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F9R1_FB30_Pos (30U) #define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F9R1_FB31_Pos (31U) #define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F10R1 register ******************/ #define CAN_F10R1_FB0_Pos (0U) #define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F10R1_FB1_Pos (1U) #define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F10R1_FB2_Pos (2U) #define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F10R1_FB3_Pos (3U) #define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F10R1_FB4_Pos (4U) #define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F10R1_FB5_Pos (5U) #define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F10R1_FB6_Pos (6U) #define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F10R1_FB7_Pos (7U) #define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F10R1_FB8_Pos (8U) #define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F10R1_FB9_Pos (9U) #define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F10R1_FB10_Pos (10U) #define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F10R1_FB11_Pos (11U) #define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F10R1_FB12_Pos (12U) #define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F10R1_FB13_Pos (13U) #define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F10R1_FB14_Pos (14U) #define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F10R1_FB15_Pos (15U) #define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F10R1_FB16_Pos (16U) #define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F10R1_FB17_Pos (17U) #define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F10R1_FB18_Pos (18U) #define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F10R1_FB19_Pos (19U) #define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F10R1_FB20_Pos (20U) #define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F10R1_FB21_Pos (21U) #define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F10R1_FB22_Pos (22U) #define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F10R1_FB23_Pos (23U) #define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F10R1_FB24_Pos (24U) #define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F10R1_FB25_Pos (25U) #define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F10R1_FB26_Pos (26U) #define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F10R1_FB27_Pos (27U) #define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F10R1_FB28_Pos (28U) #define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F10R1_FB29_Pos (29U) #define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F10R1_FB30_Pos (30U) #define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F10R1_FB31_Pos (31U) #define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F11R1 register ******************/ #define CAN_F11R1_FB0_Pos (0U) #define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F11R1_FB1_Pos (1U) #define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F11R1_FB2_Pos (2U) #define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F11R1_FB3_Pos (3U) #define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F11R1_FB4_Pos (4U) #define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F11R1_FB5_Pos (5U) #define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F11R1_FB6_Pos (6U) #define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F11R1_FB6 CAN_F11R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F11R1_FB7_Pos (7U) #define CAN_F11R1_FB7_Msk (0x1UL << CAN_F11R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F11R1_FB7 CAN_F11R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F11R1_FB8_Pos (8U) #define CAN_F11R1_FB8_Msk (0x1UL << CAN_F11R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F11R1_FB8 CAN_F11R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F11R1_FB9_Pos (9U) #define CAN_F11R1_FB9_Msk (0x1UL << CAN_F11R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F11R1_FB9 CAN_F11R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F11R1_FB10_Pos (10U) #define CAN_F11R1_FB10_Msk (0x1UL << CAN_F11R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F11R1_FB10 CAN_F11R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F11R1_FB11_Pos (11U) #define CAN_F11R1_FB11_Msk (0x1UL << CAN_F11R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F11R1_FB11 CAN_F11R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F11R1_FB12_Pos (12U) #define CAN_F11R1_FB12_Msk (0x1UL << CAN_F11R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F11R1_FB12 CAN_F11R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F11R1_FB13_Pos (13U) #define CAN_F11R1_FB13_Msk (0x1UL << CAN_F11R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F11R1_FB13 CAN_F11R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F11R1_FB14_Pos (14U) #define CAN_F11R1_FB14_Msk (0x1UL << CAN_F11R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F11R1_FB14 CAN_F11R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F11R1_FB15_Pos (15U) #define CAN_F11R1_FB15_Msk (0x1UL << CAN_F11R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F11R1_FB15 CAN_F11R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F11R1_FB16_Pos (16U) #define CAN_F11R1_FB16_Msk (0x1UL << CAN_F11R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F11R1_FB16 CAN_F11R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F11R1_FB17_Pos (17U) #define CAN_F11R1_FB17_Msk (0x1UL << CAN_F11R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F11R1_FB17 CAN_F11R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F11R1_FB18_Pos (18U) #define CAN_F11R1_FB18_Msk (0x1UL << CAN_F11R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F11R1_FB18 CAN_F11R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F11R1_FB19_Pos (19U) #define CAN_F11R1_FB19_Msk (0x1UL << CAN_F11R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F11R1_FB19 CAN_F11R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F11R1_FB20_Pos (20U) #define CAN_F11R1_FB20_Msk (0x1UL << CAN_F11R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F11R1_FB20 CAN_F11R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F11R1_FB21_Pos (21U) #define CAN_F11R1_FB21_Msk (0x1UL << CAN_F11R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F11R1_FB21 CAN_F11R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F11R1_FB22_Pos (22U) #define CAN_F11R1_FB22_Msk (0x1UL << CAN_F11R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F11R1_FB22 CAN_F11R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F11R1_FB23_Pos (23U) #define CAN_F11R1_FB23_Msk (0x1UL << CAN_F11R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F11R1_FB23 CAN_F11R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F11R1_FB24_Pos (24U) #define CAN_F11R1_FB24_Msk (0x1UL << CAN_F11R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F11R1_FB24 CAN_F11R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F11R1_FB25_Pos (25U) #define CAN_F11R1_FB25_Msk (0x1UL << CAN_F11R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F11R1_FB25 CAN_F11R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F11R1_FB26_Pos (26U) #define CAN_F11R1_FB26_Msk (0x1UL << CAN_F11R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F11R1_FB26 CAN_F11R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F11R1_FB27_Pos (27U) #define CAN_F11R1_FB27_Msk (0x1UL << CAN_F11R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F11R1_FB27 CAN_F11R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F11R1_FB28_Pos (28U) #define CAN_F11R1_FB28_Msk (0x1UL << CAN_F11R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F11R1_FB28 CAN_F11R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F11R1_FB29_Pos (29U) #define CAN_F11R1_FB29_Msk (0x1UL << CAN_F11R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F11R1_FB29 CAN_F11R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F11R1_FB30_Pos (30U) #define CAN_F11R1_FB30_Msk (0x1UL << CAN_F11R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F11R1_FB30 CAN_F11R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F11R1_FB31_Pos (31U) #define CAN_F11R1_FB31_Msk (0x1UL << CAN_F11R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F11R1_FB31 CAN_F11R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F12R1 register ******************/ #define CAN_F12R1_FB0_Pos (0U) #define CAN_F12R1_FB0_Msk (0x1UL << CAN_F12R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F12R1_FB0 CAN_F12R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F12R1_FB1_Pos (1U) #define CAN_F12R1_FB1_Msk (0x1UL << CAN_F12R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F12R1_FB1 CAN_F12R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F12R1_FB2_Pos (2U) #define CAN_F12R1_FB2_Msk (0x1UL << CAN_F12R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F12R1_FB2 CAN_F12R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F12R1_FB3_Pos (3U) #define CAN_F12R1_FB3_Msk (0x1UL << CAN_F12R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F12R1_FB3 CAN_F12R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F12R1_FB4_Pos (4U) #define CAN_F12R1_FB4_Msk (0x1UL << CAN_F12R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F12R1_FB4 CAN_F12R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F12R1_FB5_Pos (5U) #define CAN_F12R1_FB5_Msk (0x1UL << CAN_F12R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F12R1_FB5 CAN_F12R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F12R1_FB6_Pos (6U) #define CAN_F12R1_FB6_Msk (0x1UL << CAN_F12R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F12R1_FB6 CAN_F12R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F12R1_FB7_Pos (7U) #define CAN_F12R1_FB7_Msk (0x1UL << CAN_F12R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F12R1_FB7 CAN_F12R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F12R1_FB8_Pos (8U) #define CAN_F12R1_FB8_Msk (0x1UL << CAN_F12R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F12R1_FB8 CAN_F12R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F12R1_FB9_Pos (9U) #define CAN_F12R1_FB9_Msk (0x1UL << CAN_F12R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F12R1_FB9 CAN_F12R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F12R1_FB10_Pos (10U) #define CAN_F12R1_FB10_Msk (0x1UL << CAN_F12R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F12R1_FB10 CAN_F12R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F12R1_FB11_Pos (11U) #define CAN_F12R1_FB11_Msk (0x1UL << CAN_F12R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F12R1_FB11 CAN_F12R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F12R1_FB12_Pos (12U) #define CAN_F12R1_FB12_Msk (0x1UL << CAN_F12R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F12R1_FB12 CAN_F12R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F12R1_FB13_Pos (13U) #define CAN_F12R1_FB13_Msk (0x1UL << CAN_F12R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F12R1_FB13 CAN_F12R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F12R1_FB14_Pos (14U) #define CAN_F12R1_FB14_Msk (0x1UL << CAN_F12R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F12R1_FB14 CAN_F12R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F12R1_FB15_Pos (15U) #define CAN_F12R1_FB15_Msk (0x1UL << CAN_F12R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F12R1_FB15 CAN_F12R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F12R1_FB16_Pos (16U) #define CAN_F12R1_FB16_Msk (0x1UL << CAN_F12R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F12R1_FB16 CAN_F12R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F12R1_FB17_Pos (17U) #define CAN_F12R1_FB17_Msk (0x1UL << CAN_F12R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F12R1_FB17 CAN_F12R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F12R1_FB18_Pos (18U) #define CAN_F12R1_FB18_Msk (0x1UL << CAN_F12R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F12R1_FB18 CAN_F12R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F12R1_FB19_Pos (19U) #define CAN_F12R1_FB19_Msk (0x1UL << CAN_F12R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F12R1_FB19 CAN_F12R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F12R1_FB20_Pos (20U) #define CAN_F12R1_FB20_Msk (0x1UL << CAN_F12R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F12R1_FB20 CAN_F12R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F12R1_FB21_Pos (21U) #define CAN_F12R1_FB21_Msk (0x1UL << CAN_F12R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F12R1_FB21 CAN_F12R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F12R1_FB22_Pos (22U) #define CAN_F12R1_FB22_Msk (0x1UL << CAN_F12R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F12R1_FB22 CAN_F12R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F12R1_FB23_Pos (23U) #define CAN_F12R1_FB23_Msk (0x1UL << CAN_F12R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F12R1_FB23 CAN_F12R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F12R1_FB24_Pos (24U) #define CAN_F12R1_FB24_Msk (0x1UL << CAN_F12R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F12R1_FB24 CAN_F12R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F12R1_FB25_Pos (25U) #define CAN_F12R1_FB25_Msk (0x1UL << CAN_F12R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F12R1_FB25 CAN_F12R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F12R1_FB26_Pos (26U) #define CAN_F12R1_FB26_Msk (0x1UL << CAN_F12R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F12R1_FB26 CAN_F12R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F12R1_FB27_Pos (27U) #define CAN_F12R1_FB27_Msk (0x1UL << CAN_F12R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F12R1_FB27 CAN_F12R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F12R1_FB28_Pos (28U) #define CAN_F12R1_FB28_Msk (0x1UL << CAN_F12R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F12R1_FB28 CAN_F12R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F12R1_FB29_Pos (29U) #define CAN_F12R1_FB29_Msk (0x1UL << CAN_F12R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F12R1_FB29 CAN_F12R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F12R1_FB30_Pos (30U) #define CAN_F12R1_FB30_Msk (0x1UL << CAN_F12R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F12R1_FB30 CAN_F12R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F12R1_FB31_Pos (31U) #define CAN_F12R1_FB31_Msk (0x1UL << CAN_F12R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F12R1_FB31 CAN_F12R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F13R1 register ******************/ #define CAN_F13R1_FB0_Pos (0U) #define CAN_F13R1_FB0_Msk (0x1UL << CAN_F13R1_FB0_Pos) /*!< 0x00000001 */ #define CAN_F13R1_FB0 CAN_F13R1_FB0_Msk /*!<Filter bit 0 */ #define CAN_F13R1_FB1_Pos (1U) #define CAN_F13R1_FB1_Msk (0x1UL << CAN_F13R1_FB1_Pos) /*!< 0x00000002 */ #define CAN_F13R1_FB1 CAN_F13R1_FB1_Msk /*!<Filter bit 1 */ #define CAN_F13R1_FB2_Pos (2U) #define CAN_F13R1_FB2_Msk (0x1UL << CAN_F13R1_FB2_Pos) /*!< 0x00000004 */ #define CAN_F13R1_FB2 CAN_F13R1_FB2_Msk /*!<Filter bit 2 */ #define CAN_F13R1_FB3_Pos (3U) #define CAN_F13R1_FB3_Msk (0x1UL << CAN_F13R1_FB3_Pos) /*!< 0x00000008 */ #define CAN_F13R1_FB3 CAN_F13R1_FB3_Msk /*!<Filter bit 3 */ #define CAN_F13R1_FB4_Pos (4U) #define CAN_F13R1_FB4_Msk (0x1UL << CAN_F13R1_FB4_Pos) /*!< 0x00000010 */ #define CAN_F13R1_FB4 CAN_F13R1_FB4_Msk /*!<Filter bit 4 */ #define CAN_F13R1_FB5_Pos (5U) #define CAN_F13R1_FB5_Msk (0x1UL << CAN_F13R1_FB5_Pos) /*!< 0x00000020 */ #define CAN_F13R1_FB5 CAN_F13R1_FB5_Msk /*!<Filter bit 5 */ #define CAN_F13R1_FB6_Pos (6U) #define CAN_F13R1_FB6_Msk (0x1UL << CAN_F13R1_FB6_Pos) /*!< 0x00000040 */ #define CAN_F13R1_FB6 CAN_F13R1_FB6_Msk /*!<Filter bit 6 */ #define CAN_F13R1_FB7_Pos (7U) #define CAN_F13R1_FB7_Msk (0x1UL << CAN_F13R1_FB7_Pos) /*!< 0x00000080 */ #define CAN_F13R1_FB7 CAN_F13R1_FB7_Msk /*!<Filter bit 7 */ #define CAN_F13R1_FB8_Pos (8U) #define CAN_F13R1_FB8_Msk (0x1UL << CAN_F13R1_FB8_Pos) /*!< 0x00000100 */ #define CAN_F13R1_FB8 CAN_F13R1_FB8_Msk /*!<Filter bit 8 */ #define CAN_F13R1_FB9_Pos (9U) #define CAN_F13R1_FB9_Msk (0x1UL << CAN_F13R1_FB9_Pos) /*!< 0x00000200 */ #define CAN_F13R1_FB9 CAN_F13R1_FB9_Msk /*!<Filter bit 9 */ #define CAN_F13R1_FB10_Pos (10U) #define CAN_F13R1_FB10_Msk (0x1UL << CAN_F13R1_FB10_Pos) /*!< 0x00000400 */ #define CAN_F13R1_FB10 CAN_F13R1_FB10_Msk /*!<Filter bit 10 */ #define CAN_F13R1_FB11_Pos (11U) #define CAN_F13R1_FB11_Msk (0x1UL << CAN_F13R1_FB11_Pos) /*!< 0x00000800 */ #define CAN_F13R1_FB11 CAN_F13R1_FB11_Msk /*!<Filter bit 11 */ #define CAN_F13R1_FB12_Pos (12U) #define CAN_F13R1_FB12_Msk (0x1UL << CAN_F13R1_FB12_Pos) /*!< 0x00001000 */ #define CAN_F13R1_FB12 CAN_F13R1_FB12_Msk /*!<Filter bit 12 */ #define CAN_F13R1_FB13_Pos (13U) #define CAN_F13R1_FB13_Msk (0x1UL << CAN_F13R1_FB13_Pos) /*!< 0x00002000 */ #define CAN_F13R1_FB13 CAN_F13R1_FB13_Msk /*!<Filter bit 13 */ #define CAN_F13R1_FB14_Pos (14U) #define CAN_F13R1_FB14_Msk (0x1UL << CAN_F13R1_FB14_Pos) /*!< 0x00004000 */ #define CAN_F13R1_FB14 CAN_F13R1_FB14_Msk /*!<Filter bit 14 */ #define CAN_F13R1_FB15_Pos (15U) #define CAN_F13R1_FB15_Msk (0x1UL << CAN_F13R1_FB15_Pos) /*!< 0x00008000 */ #define CAN_F13R1_FB15 CAN_F13R1_FB15_Msk /*!<Filter bit 15 */ #define CAN_F13R1_FB16_Pos (16U) #define CAN_F13R1_FB16_Msk (0x1UL << CAN_F13R1_FB16_Pos) /*!< 0x00010000 */ #define CAN_F13R1_FB16 CAN_F13R1_FB16_Msk /*!<Filter bit 16 */ #define CAN_F13R1_FB17_Pos (17U) #define CAN_F13R1_FB17_Msk (0x1UL << CAN_F13R1_FB17_Pos) /*!< 0x00020000 */ #define CAN_F13R1_FB17 CAN_F13R1_FB17_Msk /*!<Filter bit 17 */ #define CAN_F13R1_FB18_Pos (18U) #define CAN_F13R1_FB18_Msk (0x1UL << CAN_F13R1_FB18_Pos) /*!< 0x00040000 */ #define CAN_F13R1_FB18 CAN_F13R1_FB18_Msk /*!<Filter bit 18 */ #define CAN_F13R1_FB19_Pos (19U) #define CAN_F13R1_FB19_Msk (0x1UL << CAN_F13R1_FB19_Pos) /*!< 0x00080000 */ #define CAN_F13R1_FB19 CAN_F13R1_FB19_Msk /*!<Filter bit 19 */ #define CAN_F13R1_FB20_Pos (20U) #define CAN_F13R1_FB20_Msk (0x1UL << CAN_F13R1_FB20_Pos) /*!< 0x00100000 */ #define CAN_F13R1_FB20 CAN_F13R1_FB20_Msk /*!<Filter bit 20 */ #define CAN_F13R1_FB21_Pos (21U) #define CAN_F13R1_FB21_Msk (0x1UL << CAN_F13R1_FB21_Pos) /*!< 0x00200000 */ #define CAN_F13R1_FB21 CAN_F13R1_FB21_Msk /*!<Filter bit 21 */ #define CAN_F13R1_FB22_Pos (22U) #define CAN_F13R1_FB22_Msk (0x1UL << CAN_F13R1_FB22_Pos) /*!< 0x00400000 */ #define CAN_F13R1_FB22 CAN_F13R1_FB22_Msk /*!<Filter bit 22 */ #define CAN_F13R1_FB23_Pos (23U) #define CAN_F13R1_FB23_Msk (0x1UL << CAN_F13R1_FB23_Pos) /*!< 0x00800000 */ #define CAN_F13R1_FB23 CAN_F13R1_FB23_Msk /*!<Filter bit 23 */ #define CAN_F13R1_FB24_Pos (24U) #define CAN_F13R1_FB24_Msk (0x1UL << CAN_F13R1_FB24_Pos) /*!< 0x01000000 */ #define CAN_F13R1_FB24 CAN_F13R1_FB24_Msk /*!<Filter bit 24 */ #define CAN_F13R1_FB25_Pos (25U) #define CAN_F13R1_FB25_Msk (0x1UL << CAN_F13R1_FB25_Pos) /*!< 0x02000000 */ #define CAN_F13R1_FB25 CAN_F13R1_FB25_Msk /*!<Filter bit 25 */ #define CAN_F13R1_FB26_Pos (26U) #define CAN_F13R1_FB26_Msk (0x1UL << CAN_F13R1_FB26_Pos) /*!< 0x04000000 */ #define CAN_F13R1_FB26 CAN_F13R1_FB26_Msk /*!<Filter bit 26 */ #define CAN_F13R1_FB27_Pos (27U) #define CAN_F13R1_FB27_Msk (0x1UL << CAN_F13R1_FB27_Pos) /*!< 0x08000000 */ #define CAN_F13R1_FB27 CAN_F13R1_FB27_Msk /*!<Filter bit 27 */ #define CAN_F13R1_FB28_Pos (28U) #define CAN_F13R1_FB28_Msk (0x1UL << CAN_F13R1_FB28_Pos) /*!< 0x10000000 */ #define CAN_F13R1_FB28 CAN_F13R1_FB28_Msk /*!<Filter bit 28 */ #define CAN_F13R1_FB29_Pos (29U) #define CAN_F13R1_FB29_Msk (0x1UL << CAN_F13R1_FB29_Pos) /*!< 0x20000000 */ #define CAN_F13R1_FB29 CAN_F13R1_FB29_Msk /*!<Filter bit 29 */ #define CAN_F13R1_FB30_Pos (30U) #define CAN_F13R1_FB30_Msk (0x1UL << CAN_F13R1_FB30_Pos) /*!< 0x40000000 */ #define CAN_F13R1_FB30 CAN_F13R1_FB30_Msk /*!<Filter bit 30 */ #define CAN_F13R1_FB31_Pos (31U) #define CAN_F13R1_FB31_Msk (0x1UL << CAN_F13R1_FB31_Pos) /*!< 0x80000000 */ #define CAN_F13R1_FB31 CAN_F13R1_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F0R2 register *******************/ #define CAN_F0R2_FB0_Pos (0U) #define CAN_F0R2_FB0_Msk (0x1UL << CAN_F0R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F0R2_FB0 CAN_F0R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F0R2_FB1_Pos (1U) #define CAN_F0R2_FB1_Msk (0x1UL << CAN_F0R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F0R2_FB1 CAN_F0R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F0R2_FB2_Pos (2U) #define CAN_F0R2_FB2_Msk (0x1UL << CAN_F0R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F0R2_FB2 CAN_F0R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F0R2_FB3_Pos (3U) #define CAN_F0R2_FB3_Msk (0x1UL << CAN_F0R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F0R2_FB3 CAN_F0R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F0R2_FB4_Pos (4U) #define CAN_F0R2_FB4_Msk (0x1UL << CAN_F0R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F0R2_FB4 CAN_F0R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F0R2_FB5_Pos (5U) #define CAN_F0R2_FB5_Msk (0x1UL << CAN_F0R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F0R2_FB5 CAN_F0R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F0R2_FB6_Pos (6U) #define CAN_F0R2_FB6_Msk (0x1UL << CAN_F0R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F0R2_FB6 CAN_F0R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F0R2_FB7_Pos (7U) #define CAN_F0R2_FB7_Msk (0x1UL << CAN_F0R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F0R2_FB7 CAN_F0R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F0R2_FB8_Pos (8U) #define CAN_F0R2_FB8_Msk (0x1UL << CAN_F0R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F0R2_FB8 CAN_F0R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F0R2_FB9_Pos (9U) #define CAN_F0R2_FB9_Msk (0x1UL << CAN_F0R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F0R2_FB9 CAN_F0R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F0R2_FB10_Pos (10U) #define CAN_F0R2_FB10_Msk (0x1UL << CAN_F0R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F0R2_FB10 CAN_F0R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F0R2_FB11_Pos (11U) #define CAN_F0R2_FB11_Msk (0x1UL << CAN_F0R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F0R2_FB11 CAN_F0R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F0R2_FB12_Pos (12U) #define CAN_F0R2_FB12_Msk (0x1UL << CAN_F0R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F0R2_FB12 CAN_F0R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F0R2_FB13_Pos (13U) #define CAN_F0R2_FB13_Msk (0x1UL << CAN_F0R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F0R2_FB13 CAN_F0R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F0R2_FB14_Pos (14U) #define CAN_F0R2_FB14_Msk (0x1UL << CAN_F0R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F0R2_FB14 CAN_F0R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F0R2_FB15_Pos (15U) #define CAN_F0R2_FB15_Msk (0x1UL << CAN_F0R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F0R2_FB15 CAN_F0R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F0R2_FB16_Pos (16U) #define CAN_F0R2_FB16_Msk (0x1UL << CAN_F0R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F0R2_FB16 CAN_F0R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F0R2_FB17_Pos (17U) #define CAN_F0R2_FB17_Msk (0x1UL << CAN_F0R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F0R2_FB17 CAN_F0R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F0R2_FB18_Pos (18U) #define CAN_F0R2_FB18_Msk (0x1UL << CAN_F0R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F0R2_FB18 CAN_F0R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F0R2_FB19_Pos (19U) #define CAN_F0R2_FB19_Msk (0x1UL << CAN_F0R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F0R2_FB19 CAN_F0R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F0R2_FB20_Pos (20U) #define CAN_F0R2_FB20_Msk (0x1UL << CAN_F0R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F0R2_FB20 CAN_F0R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F0R2_FB21_Pos (21U) #define CAN_F0R2_FB21_Msk (0x1UL << CAN_F0R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F0R2_FB21 CAN_F0R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F0R2_FB22_Pos (22U) #define CAN_F0R2_FB22_Msk (0x1UL << CAN_F0R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F0R2_FB22 CAN_F0R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F0R2_FB23_Pos (23U) #define CAN_F0R2_FB23_Msk (0x1UL << CAN_F0R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F0R2_FB23 CAN_F0R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F0R2_FB24_Pos (24U) #define CAN_F0R2_FB24_Msk (0x1UL << CAN_F0R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F0R2_FB24 CAN_F0R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F0R2_FB25_Pos (25U) #define CAN_F0R2_FB25_Msk (0x1UL << CAN_F0R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F0R2_FB25 CAN_F0R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F0R2_FB26_Pos (26U) #define CAN_F0R2_FB26_Msk (0x1UL << CAN_F0R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F0R2_FB26 CAN_F0R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F0R2_FB27_Pos (27U) #define CAN_F0R2_FB27_Msk (0x1UL << CAN_F0R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F0R2_FB27 CAN_F0R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F0R2_FB28_Pos (28U) #define CAN_F0R2_FB28_Msk (0x1UL << CAN_F0R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F0R2_FB28 CAN_F0R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F0R2_FB29_Pos (29U) #define CAN_F0R2_FB29_Msk (0x1UL << CAN_F0R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F0R2_FB29 CAN_F0R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F0R2_FB30_Pos (30U) #define CAN_F0R2_FB30_Msk (0x1UL << CAN_F0R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F0R2_FB30 CAN_F0R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F0R2_FB31_Pos (31U) #define CAN_F0R2_FB31_Msk (0x1UL << CAN_F0R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F0R2_FB31 CAN_F0R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F1R2 register *******************/ #define CAN_F1R2_FB0_Pos (0U) #define CAN_F1R2_FB0_Msk (0x1UL << CAN_F1R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F1R2_FB0 CAN_F1R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F1R2_FB1_Pos (1U) #define CAN_F1R2_FB1_Msk (0x1UL << CAN_F1R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F1R2_FB1 CAN_F1R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F1R2_FB2_Pos (2U) #define CAN_F1R2_FB2_Msk (0x1UL << CAN_F1R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F1R2_FB2 CAN_F1R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F1R2_FB3_Pos (3U) #define CAN_F1R2_FB3_Msk (0x1UL << CAN_F1R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F1R2_FB3 CAN_F1R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F1R2_FB4_Pos (4U) #define CAN_F1R2_FB4_Msk (0x1UL << CAN_F1R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F1R2_FB4 CAN_F1R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F1R2_FB5_Pos (5U) #define CAN_F1R2_FB5_Msk (0x1UL << CAN_F1R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F1R2_FB5 CAN_F1R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F1R2_FB6_Pos (6U) #define CAN_F1R2_FB6_Msk (0x1UL << CAN_F1R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F1R2_FB6 CAN_F1R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F1R2_FB7_Pos (7U) #define CAN_F1R2_FB7_Msk (0x1UL << CAN_F1R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F1R2_FB7 CAN_F1R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F1R2_FB8_Pos (8U) #define CAN_F1R2_FB8_Msk (0x1UL << CAN_F1R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F1R2_FB8 CAN_F1R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F1R2_FB9_Pos (9U) #define CAN_F1R2_FB9_Msk (0x1UL << CAN_F1R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F1R2_FB9 CAN_F1R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F1R2_FB10_Pos (10U) #define CAN_F1R2_FB10_Msk (0x1UL << CAN_F1R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F1R2_FB10 CAN_F1R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F1R2_FB11_Pos (11U) #define CAN_F1R2_FB11_Msk (0x1UL << CAN_F1R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F1R2_FB11 CAN_F1R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F1R2_FB12_Pos (12U) #define CAN_F1R2_FB12_Msk (0x1UL << CAN_F1R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F1R2_FB12 CAN_F1R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F1R2_FB13_Pos (13U) #define CAN_F1R2_FB13_Msk (0x1UL << CAN_F1R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F1R2_FB13 CAN_F1R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F1R2_FB14_Pos (14U) #define CAN_F1R2_FB14_Msk (0x1UL << CAN_F1R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F1R2_FB14 CAN_F1R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F1R2_FB15_Pos (15U) #define CAN_F1R2_FB15_Msk (0x1UL << CAN_F1R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F1R2_FB15 CAN_F1R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F1R2_FB16_Pos (16U) #define CAN_F1R2_FB16_Msk (0x1UL << CAN_F1R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F1R2_FB16 CAN_F1R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F1R2_FB17_Pos (17U) #define CAN_F1R2_FB17_Msk (0x1UL << CAN_F1R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F1R2_FB17 CAN_F1R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F1R2_FB18_Pos (18U) #define CAN_F1R2_FB18_Msk (0x1UL << CAN_F1R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F1R2_FB18 CAN_F1R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F1R2_FB19_Pos (19U) #define CAN_F1R2_FB19_Msk (0x1UL << CAN_F1R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F1R2_FB19 CAN_F1R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F1R2_FB20_Pos (20U) #define CAN_F1R2_FB20_Msk (0x1UL << CAN_F1R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F1R2_FB20 CAN_F1R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F1R2_FB21_Pos (21U) #define CAN_F1R2_FB21_Msk (0x1UL << CAN_F1R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F1R2_FB21 CAN_F1R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F1R2_FB22_Pos (22U) #define CAN_F1R2_FB22_Msk (0x1UL << CAN_F1R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F1R2_FB22 CAN_F1R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F1R2_FB23_Pos (23U) #define CAN_F1R2_FB23_Msk (0x1UL << CAN_F1R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F1R2_FB23 CAN_F1R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F1R2_FB24_Pos (24U) #define CAN_F1R2_FB24_Msk (0x1UL << CAN_F1R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F1R2_FB24 CAN_F1R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F1R2_FB25_Pos (25U) #define CAN_F1R2_FB25_Msk (0x1UL << CAN_F1R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F1R2_FB25 CAN_F1R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F1R2_FB26_Pos (26U) #define CAN_F1R2_FB26_Msk (0x1UL << CAN_F1R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F1R2_FB26 CAN_F1R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F1R2_FB27_Pos (27U) #define CAN_F1R2_FB27_Msk (0x1UL << CAN_F1R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F1R2_FB27 CAN_F1R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F1R2_FB28_Pos (28U) #define CAN_F1R2_FB28_Msk (0x1UL << CAN_F1R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F1R2_FB28 CAN_F1R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F1R2_FB29_Pos (29U) #define CAN_F1R2_FB29_Msk (0x1UL << CAN_F1R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F1R2_FB29 CAN_F1R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F1R2_FB30_Pos (30U) #define CAN_F1R2_FB30_Msk (0x1UL << CAN_F1R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F1R2_FB30 CAN_F1R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F1R2_FB31_Pos (31U) #define CAN_F1R2_FB31_Msk (0x1UL << CAN_F1R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F1R2_FB31 CAN_F1R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F2R2 register *******************/ #define CAN_F2R2_FB0_Pos (0U) #define CAN_F2R2_FB0_Msk (0x1UL << CAN_F2R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F2R2_FB0 CAN_F2R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F2R2_FB1_Pos (1U) #define CAN_F2R2_FB1_Msk (0x1UL << CAN_F2R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F2R2_FB1 CAN_F2R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F2R2_FB2_Pos (2U) #define CAN_F2R2_FB2_Msk (0x1UL << CAN_F2R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F2R2_FB2 CAN_F2R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F2R2_FB3_Pos (3U) #define CAN_F2R2_FB3_Msk (0x1UL << CAN_F2R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F2R2_FB3 CAN_F2R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F2R2_FB4_Pos (4U) #define CAN_F2R2_FB4_Msk (0x1UL << CAN_F2R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F2R2_FB4 CAN_F2R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F2R2_FB5_Pos (5U) #define CAN_F2R2_FB5_Msk (0x1UL << CAN_F2R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F2R2_FB5 CAN_F2R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F2R2_FB6_Pos (6U) #define CAN_F2R2_FB6_Msk (0x1UL << CAN_F2R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F2R2_FB6 CAN_F2R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F2R2_FB7_Pos (7U) #define CAN_F2R2_FB7_Msk (0x1UL << CAN_F2R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F2R2_FB7 CAN_F2R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F2R2_FB8_Pos (8U) #define CAN_F2R2_FB8_Msk (0x1UL << CAN_F2R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F2R2_FB8 CAN_F2R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F2R2_FB9_Pos (9U) #define CAN_F2R2_FB9_Msk (0x1UL << CAN_F2R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F2R2_FB9 CAN_F2R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F2R2_FB10_Pos (10U) #define CAN_F2R2_FB10_Msk (0x1UL << CAN_F2R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F2R2_FB10 CAN_F2R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F2R2_FB11_Pos (11U) #define CAN_F2R2_FB11_Msk (0x1UL << CAN_F2R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F2R2_FB11 CAN_F2R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F2R2_FB12_Pos (12U) #define CAN_F2R2_FB12_Msk (0x1UL << CAN_F2R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F2R2_FB12 CAN_F2R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F2R2_FB13_Pos (13U) #define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F2R2_FB14_Pos (14U) #define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F2R2_FB15_Pos (15U) #define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F2R2_FB16_Pos (16U) #define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F2R2_FB17_Pos (17U) #define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F2R2_FB18_Pos (18U) #define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F2R2_FB19_Pos (19U) #define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F2R2_FB20_Pos (20U) #define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F2R2_FB21_Pos (21U) #define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F2R2_FB22_Pos (22U) #define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F2R2_FB23_Pos (23U) #define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F2R2_FB24_Pos (24U) #define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F2R2_FB25_Pos (25U) #define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F2R2_FB26_Pos (26U) #define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F2R2_FB27_Pos (27U) #define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F2R2_FB28_Pos (28U) #define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F2R2_FB29_Pos (29U) #define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F2R2_FB30_Pos (30U) #define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F2R2_FB31_Pos (31U) #define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F3R2 register *******************/ #define CAN_F3R2_FB0_Pos (0U) #define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F3R2_FB1_Pos (1U) #define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F3R2_FB2_Pos (2U) #define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F3R2_FB3_Pos (3U) #define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F3R2_FB4_Pos (4U) #define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F3R2_FB5_Pos (5U) #define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F3R2_FB6_Pos (6U) #define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F3R2_FB7_Pos (7U) #define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F3R2_FB8_Pos (8U) #define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F3R2_FB9_Pos (9U) #define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F3R2_FB10_Pos (10U) #define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F3R2_FB11_Pos (11U) #define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F3R2_FB12_Pos (12U) #define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F3R2_FB13_Pos (13U) #define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F3R2_FB14_Pos (14U) #define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F3R2_FB15_Pos (15U) #define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F3R2_FB16_Pos (16U) #define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F3R2_FB17_Pos (17U) #define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F3R2_FB18_Pos (18U) #define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F3R2_FB19_Pos (19U) #define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F3R2_FB20_Pos (20U) #define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F3R2_FB21_Pos (21U) #define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F3R2_FB22_Pos (22U) #define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F3R2_FB23_Pos (23U) #define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F3R2_FB24_Pos (24U) #define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F3R2_FB25_Pos (25U) #define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F3R2_FB26_Pos (26U) #define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F3R2_FB27_Pos (27U) #define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F3R2_FB28_Pos (28U) #define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F3R2_FB29_Pos (29U) #define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F3R2_FB30_Pos (30U) #define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F3R2_FB31_Pos (31U) #define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F4R2 register *******************/ #define CAN_F4R2_FB0_Pos (0U) #define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F4R2_FB1_Pos (1U) #define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F4R2_FB2_Pos (2U) #define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F4R2_FB3_Pos (3U) #define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F4R2_FB4_Pos (4U) #define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F4R2_FB5_Pos (5U) #define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F4R2_FB6_Pos (6U) #define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F4R2_FB7_Pos (7U) #define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F4R2_FB8_Pos (8U) #define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F4R2_FB9_Pos (9U) #define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F4R2_FB10_Pos (10U) #define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F4R2_FB11_Pos (11U) #define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F4R2_FB12_Pos (12U) #define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F4R2_FB13_Pos (13U) #define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F4R2_FB14_Pos (14U) #define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F4R2_FB15_Pos (15U) #define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F4R2_FB16_Pos (16U) #define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F4R2_FB17_Pos (17U) #define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F4R2_FB18_Pos (18U) #define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F4R2_FB19_Pos (19U) #define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F4R2_FB20_Pos (20U) #define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F4R2_FB21_Pos (21U) #define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F4R2_FB22_Pos (22U) #define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F4R2_FB23_Pos (23U) #define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F4R2_FB24_Pos (24U) #define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F4R2_FB25_Pos (25U) #define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F4R2_FB26_Pos (26U) #define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F4R2_FB27_Pos (27U) #define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F4R2_FB28_Pos (28U) #define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F4R2_FB29_Pos (29U) #define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F4R2_FB30_Pos (30U) #define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F4R2_FB31_Pos (31U) #define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F5R2 register *******************/ #define CAN_F5R2_FB0_Pos (0U) #define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F5R2_FB1_Pos (1U) #define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F5R2_FB2_Pos (2U) #define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F5R2_FB3_Pos (3U) #define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F5R2_FB4_Pos (4U) #define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F5R2_FB5_Pos (5U) #define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F5R2_FB6_Pos (6U) #define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F5R2_FB7_Pos (7U) #define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F5R2_FB8_Pos (8U) #define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F5R2_FB9_Pos (9U) #define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F5R2_FB10_Pos (10U) #define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F5R2_FB11_Pos (11U) #define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F5R2_FB12_Pos (12U) #define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F5R2_FB13_Pos (13U) #define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F5R2_FB14_Pos (14U) #define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F5R2_FB15_Pos (15U) #define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F5R2_FB16_Pos (16U) #define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F5R2_FB17_Pos (17U) #define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F5R2_FB18_Pos (18U) #define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F5R2_FB19_Pos (19U) #define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F5R2_FB20_Pos (20U) #define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F5R2_FB21_Pos (21U) #define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F5R2_FB22_Pos (22U) #define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F5R2_FB23_Pos (23U) #define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F5R2_FB24_Pos (24U) #define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F5R2_FB25_Pos (25U) #define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F5R2_FB26_Pos (26U) #define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F5R2_FB27_Pos (27U) #define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F5R2_FB28_Pos (28U) #define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F5R2_FB29_Pos (29U) #define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F5R2_FB30_Pos (30U) #define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F5R2_FB31_Pos (31U) #define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F6R2 register *******************/ #define CAN_F6R2_FB0_Pos (0U) #define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F6R2_FB1_Pos (1U) #define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F6R2_FB2_Pos (2U) #define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F6R2_FB3_Pos (3U) #define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F6R2_FB4_Pos (4U) #define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F6R2_FB5_Pos (5U) #define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F6R2_FB6_Pos (6U) #define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F6R2_FB7_Pos (7U) #define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F6R2_FB8_Pos (8U) #define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F6R2_FB9_Pos (9U) #define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F6R2_FB10_Pos (10U) #define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F6R2_FB11_Pos (11U) #define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F6R2_FB12_Pos (12U) #define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F6R2_FB13_Pos (13U) #define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F6R2_FB14_Pos (14U) #define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F6R2_FB15_Pos (15U) #define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F6R2_FB16_Pos (16U) #define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F6R2_FB17_Pos (17U) #define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F6R2_FB18_Pos (18U) #define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F6R2_FB19_Pos (19U) #define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F6R2_FB20_Pos (20U) #define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F6R2_FB21_Pos (21U) #define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F6R2_FB22_Pos (22U) #define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F6R2_FB23_Pos (23U) #define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F6R2_FB24_Pos (24U) #define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F6R2_FB25_Pos (25U) #define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F6R2_FB26_Pos (26U) #define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F6R2_FB27_Pos (27U) #define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F6R2_FB28_Pos (28U) #define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F6R2_FB29_Pos (29U) #define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F6R2_FB30_Pos (30U) #define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F6R2_FB31_Pos (31U) #define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F7R2 register *******************/ #define CAN_F7R2_FB0_Pos (0U) #define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F7R2_FB1_Pos (1U) #define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F7R2_FB2_Pos (2U) #define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F7R2_FB3_Pos (3U) #define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F7R2_FB4_Pos (4U) #define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F7R2_FB5_Pos (5U) #define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F7R2_FB6_Pos (6U) #define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F7R2_FB7_Pos (7U) #define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F7R2_FB8_Pos (8U) #define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F7R2_FB9_Pos (9U) #define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F7R2_FB10_Pos (10U) #define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F7R2_FB11_Pos (11U) #define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F7R2_FB12_Pos (12U) #define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F7R2_FB13_Pos (13U) #define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F7R2_FB14_Pos (14U) #define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F7R2_FB15_Pos (15U) #define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F7R2_FB16_Pos (16U) #define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F7R2_FB17_Pos (17U) #define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F7R2_FB18_Pos (18U) #define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F7R2_FB19_Pos (19U) #define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F7R2_FB20_Pos (20U) #define CAN_F7R2_FB20_Msk (0x1UL << CAN_F7R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F7R2_FB20 CAN_F7R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F7R2_FB21_Pos (21U) #define CAN_F7R2_FB21_Msk (0x1UL << CAN_F7R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F7R2_FB21 CAN_F7R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F7R2_FB22_Pos (22U) #define CAN_F7R2_FB22_Msk (0x1UL << CAN_F7R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F7R2_FB22 CAN_F7R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F7R2_FB23_Pos (23U) #define CAN_F7R2_FB23_Msk (0x1UL << CAN_F7R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F7R2_FB23 CAN_F7R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F7R2_FB24_Pos (24U) #define CAN_F7R2_FB24_Msk (0x1UL << CAN_F7R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F7R2_FB24 CAN_F7R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F7R2_FB25_Pos (25U) #define CAN_F7R2_FB25_Msk (0x1UL << CAN_F7R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F7R2_FB25 CAN_F7R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F7R2_FB26_Pos (26U) #define CAN_F7R2_FB26_Msk (0x1UL << CAN_F7R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F7R2_FB26 CAN_F7R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F7R2_FB27_Pos (27U) #define CAN_F7R2_FB27_Msk (0x1UL << CAN_F7R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F7R2_FB27 CAN_F7R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F7R2_FB28_Pos (28U) #define CAN_F7R2_FB28_Msk (0x1UL << CAN_F7R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F7R2_FB28 CAN_F7R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F7R2_FB29_Pos (29U) #define CAN_F7R2_FB29_Msk (0x1UL << CAN_F7R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F7R2_FB29 CAN_F7R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F7R2_FB30_Pos (30U) #define CAN_F7R2_FB30_Msk (0x1UL << CAN_F7R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F7R2_FB30 CAN_F7R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F7R2_FB31_Pos (31U) #define CAN_F7R2_FB31_Msk (0x1UL << CAN_F7R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F7R2_FB31 CAN_F7R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F8R2 register *******************/ #define CAN_F8R2_FB0_Pos (0U) #define CAN_F8R2_FB0_Msk (0x1UL << CAN_F8R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F8R2_FB0 CAN_F8R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F8R2_FB1_Pos (1U) #define CAN_F8R2_FB1_Msk (0x1UL << CAN_F8R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F8R2_FB1 CAN_F8R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F8R2_FB2_Pos (2U) #define CAN_F8R2_FB2_Msk (0x1UL << CAN_F8R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F8R2_FB2 CAN_F8R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F8R2_FB3_Pos (3U) #define CAN_F8R2_FB3_Msk (0x1UL << CAN_F8R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F8R2_FB3 CAN_F8R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F8R2_FB4_Pos (4U) #define CAN_F8R2_FB4_Msk (0x1UL << CAN_F8R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F8R2_FB4 CAN_F8R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F8R2_FB5_Pos (5U) #define CAN_F8R2_FB5_Msk (0x1UL << CAN_F8R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F8R2_FB5 CAN_F8R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F8R2_FB6_Pos (6U) #define CAN_F8R2_FB6_Msk (0x1UL << CAN_F8R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F8R2_FB6 CAN_F8R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F8R2_FB7_Pos (7U) #define CAN_F8R2_FB7_Msk (0x1UL << CAN_F8R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F8R2_FB7 CAN_F8R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F8R2_FB8_Pos (8U) #define CAN_F8R2_FB8_Msk (0x1UL << CAN_F8R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F8R2_FB8 CAN_F8R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F8R2_FB9_Pos (9U) #define CAN_F8R2_FB9_Msk (0x1UL << CAN_F8R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F8R2_FB9 CAN_F8R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F8R2_FB10_Pos (10U) #define CAN_F8R2_FB10_Msk (0x1UL << CAN_F8R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F8R2_FB10 CAN_F8R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F8R2_FB11_Pos (11U) #define CAN_F8R2_FB11_Msk (0x1UL << CAN_F8R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F8R2_FB11 CAN_F8R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F8R2_FB12_Pos (12U) #define CAN_F8R2_FB12_Msk (0x1UL << CAN_F8R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F8R2_FB12 CAN_F8R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F8R2_FB13_Pos (13U) #define CAN_F8R2_FB13_Msk (0x1UL << CAN_F8R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F8R2_FB13 CAN_F8R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F8R2_FB14_Pos (14U) #define CAN_F8R2_FB14_Msk (0x1UL << CAN_F8R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F8R2_FB14 CAN_F8R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F8R2_FB15_Pos (15U) #define CAN_F8R2_FB15_Msk (0x1UL << CAN_F8R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F8R2_FB15 CAN_F8R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F8R2_FB16_Pos (16U) #define CAN_F8R2_FB16_Msk (0x1UL << CAN_F8R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F8R2_FB16 CAN_F8R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F8R2_FB17_Pos (17U) #define CAN_F8R2_FB17_Msk (0x1UL << CAN_F8R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F8R2_FB17 CAN_F8R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F8R2_FB18_Pos (18U) #define CAN_F8R2_FB18_Msk (0x1UL << CAN_F8R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F8R2_FB18 CAN_F8R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F8R2_FB19_Pos (19U) #define CAN_F8R2_FB19_Msk (0x1UL << CAN_F8R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F8R2_FB19 CAN_F8R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F8R2_FB20_Pos (20U) #define CAN_F8R2_FB20_Msk (0x1UL << CAN_F8R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F8R2_FB20 CAN_F8R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F8R2_FB21_Pos (21U) #define CAN_F8R2_FB21_Msk (0x1UL << CAN_F8R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F8R2_FB21 CAN_F8R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F8R2_FB22_Pos (22U) #define CAN_F8R2_FB22_Msk (0x1UL << CAN_F8R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F8R2_FB22 CAN_F8R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F8R2_FB23_Pos (23U) #define CAN_F8R2_FB23_Msk (0x1UL << CAN_F8R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F8R2_FB23 CAN_F8R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F8R2_FB24_Pos (24U) #define CAN_F8R2_FB24_Msk (0x1UL << CAN_F8R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F8R2_FB24 CAN_F8R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F8R2_FB25_Pos (25U) #define CAN_F8R2_FB25_Msk (0x1UL << CAN_F8R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F8R2_FB25 CAN_F8R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F8R2_FB26_Pos (26U) #define CAN_F8R2_FB26_Msk (0x1UL << CAN_F8R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F8R2_FB26 CAN_F8R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F8R2_FB27_Pos (27U) #define CAN_F8R2_FB27_Msk (0x1UL << CAN_F8R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F8R2_FB27 CAN_F8R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F8R2_FB28_Pos (28U) #define CAN_F8R2_FB28_Msk (0x1UL << CAN_F8R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F8R2_FB28 CAN_F8R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F8R2_FB29_Pos (29U) #define CAN_F8R2_FB29_Msk (0x1UL << CAN_F8R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F8R2_FB29 CAN_F8R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F8R2_FB30_Pos (30U) #define CAN_F8R2_FB30_Msk (0x1UL << CAN_F8R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F8R2_FB30 CAN_F8R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F8R2_FB31_Pos (31U) #define CAN_F8R2_FB31_Msk (0x1UL << CAN_F8R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F8R2_FB31 CAN_F8R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F9R2 register *******************/ #define CAN_F9R2_FB0_Pos (0U) #define CAN_F9R2_FB0_Msk (0x1UL << CAN_F9R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F9R2_FB0 CAN_F9R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F9R2_FB1_Pos (1U) #define CAN_F9R2_FB1_Msk (0x1UL << CAN_F9R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F9R2_FB1 CAN_F9R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F9R2_FB2_Pos (2U) #define CAN_F9R2_FB2_Msk (0x1UL << CAN_F9R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F9R2_FB2 CAN_F9R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F9R2_FB3_Pos (3U) #define CAN_F9R2_FB3_Msk (0x1UL << CAN_F9R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F9R2_FB3 CAN_F9R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F9R2_FB4_Pos (4U) #define CAN_F9R2_FB4_Msk (0x1UL << CAN_F9R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F9R2_FB4 CAN_F9R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F9R2_FB5_Pos (5U) #define CAN_F9R2_FB5_Msk (0x1UL << CAN_F9R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F9R2_FB5 CAN_F9R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F9R2_FB6_Pos (6U) #define CAN_F9R2_FB6_Msk (0x1UL << CAN_F9R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F9R2_FB6 CAN_F9R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F9R2_FB7_Pos (7U) #define CAN_F9R2_FB7_Msk (0x1UL << CAN_F9R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F9R2_FB7 CAN_F9R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F9R2_FB8_Pos (8U) #define CAN_F9R2_FB8_Msk (0x1UL << CAN_F9R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F9R2_FB8 CAN_F9R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F9R2_FB9_Pos (9U) #define CAN_F9R2_FB9_Msk (0x1UL << CAN_F9R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F9R2_FB9 CAN_F9R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F9R2_FB10_Pos (10U) #define CAN_F9R2_FB10_Msk (0x1UL << CAN_F9R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F9R2_FB10 CAN_F9R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F9R2_FB11_Pos (11U) #define CAN_F9R2_FB11_Msk (0x1UL << CAN_F9R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F9R2_FB11 CAN_F9R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F9R2_FB12_Pos (12U) #define CAN_F9R2_FB12_Msk (0x1UL << CAN_F9R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F9R2_FB12 CAN_F9R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F9R2_FB13_Pos (13U) #define CAN_F9R2_FB13_Msk (0x1UL << CAN_F9R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F9R2_FB13 CAN_F9R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F9R2_FB14_Pos (14U) #define CAN_F9R2_FB14_Msk (0x1UL << CAN_F9R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F9R2_FB14 CAN_F9R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F9R2_FB15_Pos (15U) #define CAN_F9R2_FB15_Msk (0x1UL << CAN_F9R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F9R2_FB15 CAN_F9R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F9R2_FB16_Pos (16U) #define CAN_F9R2_FB16_Msk (0x1UL << CAN_F9R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F9R2_FB16 CAN_F9R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F9R2_FB17_Pos (17U) #define CAN_F9R2_FB17_Msk (0x1UL << CAN_F9R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F9R2_FB17 CAN_F9R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F9R2_FB18_Pos (18U) #define CAN_F9R2_FB18_Msk (0x1UL << CAN_F9R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F9R2_FB18 CAN_F9R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F9R2_FB19_Pos (19U) #define CAN_F9R2_FB19_Msk (0x1UL << CAN_F9R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F9R2_FB19 CAN_F9R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F9R2_FB20_Pos (20U) #define CAN_F9R2_FB20_Msk (0x1UL << CAN_F9R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F9R2_FB20 CAN_F9R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F9R2_FB21_Pos (21U) #define CAN_F9R2_FB21_Msk (0x1UL << CAN_F9R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F9R2_FB21 CAN_F9R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F9R2_FB22_Pos (22U) #define CAN_F9R2_FB22_Msk (0x1UL << CAN_F9R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F9R2_FB22 CAN_F9R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F9R2_FB23_Pos (23U) #define CAN_F9R2_FB23_Msk (0x1UL << CAN_F9R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F9R2_FB23 CAN_F9R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F9R2_FB24_Pos (24U) #define CAN_F9R2_FB24_Msk (0x1UL << CAN_F9R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F9R2_FB24 CAN_F9R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F9R2_FB25_Pos (25U) #define CAN_F9R2_FB25_Msk (0x1UL << CAN_F9R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F9R2_FB25 CAN_F9R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F9R2_FB26_Pos (26U) #define CAN_F9R2_FB26_Msk (0x1UL << CAN_F9R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F9R2_FB26 CAN_F9R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F9R2_FB27_Pos (27U) #define CAN_F9R2_FB27_Msk (0x1UL << CAN_F9R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F9R2_FB27 CAN_F9R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F9R2_FB28_Pos (28U) #define CAN_F9R2_FB28_Msk (0x1UL << CAN_F9R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F9R2_FB28 CAN_F9R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F9R2_FB29_Pos (29U) #define CAN_F9R2_FB29_Msk (0x1UL << CAN_F9R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F9R2_FB29 CAN_F9R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F9R2_FB30_Pos (30U) #define CAN_F9R2_FB30_Msk (0x1UL << CAN_F9R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F9R2_FB30 CAN_F9R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F9R2_FB31_Pos (31U) #define CAN_F9R2_FB31_Msk (0x1UL << CAN_F9R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F9R2_FB31 CAN_F9R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F10R2 register ******************/ #define CAN_F10R2_FB0_Pos (0U) #define CAN_F10R2_FB0_Msk (0x1UL << CAN_F10R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F10R2_FB0 CAN_F10R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F10R2_FB1_Pos (1U) #define CAN_F10R2_FB1_Msk (0x1UL << CAN_F10R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F10R2_FB1 CAN_F10R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F10R2_FB2_Pos (2U) #define CAN_F10R2_FB2_Msk (0x1UL << CAN_F10R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F10R2_FB2 CAN_F10R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F10R2_FB3_Pos (3U) #define CAN_F10R2_FB3_Msk (0x1UL << CAN_F10R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F10R2_FB3 CAN_F10R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F10R2_FB4_Pos (4U) #define CAN_F10R2_FB4_Msk (0x1UL << CAN_F10R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F10R2_FB4 CAN_F10R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F10R2_FB5_Pos (5U) #define CAN_F10R2_FB5_Msk (0x1UL << CAN_F10R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F10R2_FB5 CAN_F10R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F10R2_FB6_Pos (6U) #define CAN_F10R2_FB6_Msk (0x1UL << CAN_F10R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F10R2_FB6 CAN_F10R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F10R2_FB7_Pos (7U) #define CAN_F10R2_FB7_Msk (0x1UL << CAN_F10R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F10R2_FB7 CAN_F10R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F10R2_FB8_Pos (8U) #define CAN_F10R2_FB8_Msk (0x1UL << CAN_F10R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F10R2_FB8 CAN_F10R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F10R2_FB9_Pos (9U) #define CAN_F10R2_FB9_Msk (0x1UL << CAN_F10R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F10R2_FB9 CAN_F10R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F10R2_FB10_Pos (10U) #define CAN_F10R2_FB10_Msk (0x1UL << CAN_F10R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F10R2_FB10 CAN_F10R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F10R2_FB11_Pos (11U) #define CAN_F10R2_FB11_Msk (0x1UL << CAN_F10R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F10R2_FB11 CAN_F10R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F10R2_FB12_Pos (12U) #define CAN_F10R2_FB12_Msk (0x1UL << CAN_F10R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F10R2_FB12 CAN_F10R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F10R2_FB13_Pos (13U) #define CAN_F10R2_FB13_Msk (0x1UL << CAN_F10R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F10R2_FB13 CAN_F10R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F10R2_FB14_Pos (14U) #define CAN_F10R2_FB14_Msk (0x1UL << CAN_F10R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F10R2_FB14 CAN_F10R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F10R2_FB15_Pos (15U) #define CAN_F10R2_FB15_Msk (0x1UL << CAN_F10R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F10R2_FB15 CAN_F10R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F10R2_FB16_Pos (16U) #define CAN_F10R2_FB16_Msk (0x1UL << CAN_F10R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F10R2_FB16 CAN_F10R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F10R2_FB17_Pos (17U) #define CAN_F10R2_FB17_Msk (0x1UL << CAN_F10R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F10R2_FB17 CAN_F10R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F10R2_FB18_Pos (18U) #define CAN_F10R2_FB18_Msk (0x1UL << CAN_F10R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F10R2_FB18 CAN_F10R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F10R2_FB19_Pos (19U) #define CAN_F10R2_FB19_Msk (0x1UL << CAN_F10R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F10R2_FB19 CAN_F10R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F10R2_FB20_Pos (20U) #define CAN_F10R2_FB20_Msk (0x1UL << CAN_F10R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F10R2_FB20 CAN_F10R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F10R2_FB21_Pos (21U) #define CAN_F10R2_FB21_Msk (0x1UL << CAN_F10R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F10R2_FB21 CAN_F10R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F10R2_FB22_Pos (22U) #define CAN_F10R2_FB22_Msk (0x1UL << CAN_F10R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F10R2_FB22 CAN_F10R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F10R2_FB23_Pos (23U) #define CAN_F10R2_FB23_Msk (0x1UL << CAN_F10R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F10R2_FB23 CAN_F10R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F10R2_FB24_Pos (24U) #define CAN_F10R2_FB24_Msk (0x1UL << CAN_F10R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F10R2_FB24 CAN_F10R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F10R2_FB25_Pos (25U) #define CAN_F10R2_FB25_Msk (0x1UL << CAN_F10R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F10R2_FB25 CAN_F10R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F10R2_FB26_Pos (26U) #define CAN_F10R2_FB26_Msk (0x1UL << CAN_F10R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F10R2_FB26 CAN_F10R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F10R2_FB27_Pos (27U) #define CAN_F10R2_FB27_Msk (0x1UL << CAN_F10R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F10R2_FB27 CAN_F10R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F10R2_FB28_Pos (28U) #define CAN_F10R2_FB28_Msk (0x1UL << CAN_F10R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F10R2_FB28 CAN_F10R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F10R2_FB29_Pos (29U) #define CAN_F10R2_FB29_Msk (0x1UL << CAN_F10R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F10R2_FB29 CAN_F10R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F10R2_FB30_Pos (30U) #define CAN_F10R2_FB30_Msk (0x1UL << CAN_F10R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F10R2_FB30 CAN_F10R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F10R2_FB31_Pos (31U) #define CAN_F10R2_FB31_Msk (0x1UL << CAN_F10R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F10R2_FB31 CAN_F10R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F11R2 register ******************/ #define CAN_F11R2_FB0_Pos (0U) #define CAN_F11R2_FB0_Msk (0x1UL << CAN_F11R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F11R2_FB0 CAN_F11R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F11R2_FB1_Pos (1U) #define CAN_F11R2_FB1_Msk (0x1UL << CAN_F11R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F11R2_FB1 CAN_F11R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F11R2_FB2_Pos (2U) #define CAN_F11R2_FB2_Msk (0x1UL << CAN_F11R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F11R2_FB2 CAN_F11R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F11R2_FB3_Pos (3U) #define CAN_F11R2_FB3_Msk (0x1UL << CAN_F11R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F11R2_FB3 CAN_F11R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F11R2_FB4_Pos (4U) #define CAN_F11R2_FB4_Msk (0x1UL << CAN_F11R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F11R2_FB4 CAN_F11R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F11R2_FB5_Pos (5U) #define CAN_F11R2_FB5_Msk (0x1UL << CAN_F11R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F11R2_FB5 CAN_F11R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F11R2_FB6_Pos (6U) #define CAN_F11R2_FB6_Msk (0x1UL << CAN_F11R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F11R2_FB6 CAN_F11R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F11R2_FB7_Pos (7U) #define CAN_F11R2_FB7_Msk (0x1UL << CAN_F11R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F11R2_FB7 CAN_F11R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F11R2_FB8_Pos (8U) #define CAN_F11R2_FB8_Msk (0x1UL << CAN_F11R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F11R2_FB8 CAN_F11R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F11R2_FB9_Pos (9U) #define CAN_F11R2_FB9_Msk (0x1UL << CAN_F11R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F11R2_FB9 CAN_F11R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F11R2_FB10_Pos (10U) #define CAN_F11R2_FB10_Msk (0x1UL << CAN_F11R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F11R2_FB10 CAN_F11R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F11R2_FB11_Pos (11U) #define CAN_F11R2_FB11_Msk (0x1UL << CAN_F11R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F11R2_FB11 CAN_F11R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F11R2_FB12_Pos (12U) #define CAN_F11R2_FB12_Msk (0x1UL << CAN_F11R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F11R2_FB12 CAN_F11R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F11R2_FB13_Pos (13U) #define CAN_F11R2_FB13_Msk (0x1UL << CAN_F11R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F11R2_FB13 CAN_F11R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F11R2_FB14_Pos (14U) #define CAN_F11R2_FB14_Msk (0x1UL << CAN_F11R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F11R2_FB14 CAN_F11R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F11R2_FB15_Pos (15U) #define CAN_F11R2_FB15_Msk (0x1UL << CAN_F11R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F11R2_FB15 CAN_F11R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F11R2_FB16_Pos (16U) #define CAN_F11R2_FB16_Msk (0x1UL << CAN_F11R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F11R2_FB16 CAN_F11R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F11R2_FB17_Pos (17U) #define CAN_F11R2_FB17_Msk (0x1UL << CAN_F11R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F11R2_FB17 CAN_F11R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F11R2_FB18_Pos (18U) #define CAN_F11R2_FB18_Msk (0x1UL << CAN_F11R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F11R2_FB18 CAN_F11R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F11R2_FB19_Pos (19U) #define CAN_F11R2_FB19_Msk (0x1UL << CAN_F11R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F11R2_FB19 CAN_F11R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F11R2_FB20_Pos (20U) #define CAN_F11R2_FB20_Msk (0x1UL << CAN_F11R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F11R2_FB20 CAN_F11R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F11R2_FB21_Pos (21U) #define CAN_F11R2_FB21_Msk (0x1UL << CAN_F11R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F11R2_FB21 CAN_F11R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F11R2_FB22_Pos (22U) #define CAN_F11R2_FB22_Msk (0x1UL << CAN_F11R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F11R2_FB22 CAN_F11R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F11R2_FB23_Pos (23U) #define CAN_F11R2_FB23_Msk (0x1UL << CAN_F11R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F11R2_FB23 CAN_F11R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F11R2_FB24_Pos (24U) #define CAN_F11R2_FB24_Msk (0x1UL << CAN_F11R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F11R2_FB24 CAN_F11R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F11R2_FB25_Pos (25U) #define CAN_F11R2_FB25_Msk (0x1UL << CAN_F11R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F11R2_FB25 CAN_F11R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F11R2_FB26_Pos (26U) #define CAN_F11R2_FB26_Msk (0x1UL << CAN_F11R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F11R2_FB26 CAN_F11R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F11R2_FB27_Pos (27U) #define CAN_F11R2_FB27_Msk (0x1UL << CAN_F11R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F11R2_FB27 CAN_F11R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F11R2_FB28_Pos (28U) #define CAN_F11R2_FB28_Msk (0x1UL << CAN_F11R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F11R2_FB28 CAN_F11R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F11R2_FB29_Pos (29U) #define CAN_F11R2_FB29_Msk (0x1UL << CAN_F11R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F11R2_FB29 CAN_F11R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F11R2_FB30_Pos (30U) #define CAN_F11R2_FB30_Msk (0x1UL << CAN_F11R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F11R2_FB30 CAN_F11R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F11R2_FB31_Pos (31U) #define CAN_F11R2_FB31_Msk (0x1UL << CAN_F11R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F11R2_FB31 CAN_F11R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F12R2 register ******************/ #define CAN_F12R2_FB0_Pos (0U) #define CAN_F12R2_FB0_Msk (0x1UL << CAN_F12R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F12R2_FB0 CAN_F12R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F12R2_FB1_Pos (1U) #define CAN_F12R2_FB1_Msk (0x1UL << CAN_F12R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F12R2_FB1 CAN_F12R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F12R2_FB2_Pos (2U) #define CAN_F12R2_FB2_Msk (0x1UL << CAN_F12R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F12R2_FB2 CAN_F12R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F12R2_FB3_Pos (3U) #define CAN_F12R2_FB3_Msk (0x1UL << CAN_F12R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F12R2_FB3 CAN_F12R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F12R2_FB4_Pos (4U) #define CAN_F12R2_FB4_Msk (0x1UL << CAN_F12R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F12R2_FB4 CAN_F12R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F12R2_FB5_Pos (5U) #define CAN_F12R2_FB5_Msk (0x1UL << CAN_F12R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F12R2_FB5 CAN_F12R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F12R2_FB6_Pos (6U) #define CAN_F12R2_FB6_Msk (0x1UL << CAN_F12R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F12R2_FB6 CAN_F12R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F12R2_FB7_Pos (7U) #define CAN_F12R2_FB7_Msk (0x1UL << CAN_F12R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F12R2_FB7 CAN_F12R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F12R2_FB8_Pos (8U) #define CAN_F12R2_FB8_Msk (0x1UL << CAN_F12R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F12R2_FB8 CAN_F12R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F12R2_FB9_Pos (9U) #define CAN_F12R2_FB9_Msk (0x1UL << CAN_F12R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F12R2_FB9 CAN_F12R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F12R2_FB10_Pos (10U) #define CAN_F12R2_FB10_Msk (0x1UL << CAN_F12R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F12R2_FB10 CAN_F12R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F12R2_FB11_Pos (11U) #define CAN_F12R2_FB11_Msk (0x1UL << CAN_F12R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F12R2_FB11 CAN_F12R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F12R2_FB12_Pos (12U) #define CAN_F12R2_FB12_Msk (0x1UL << CAN_F12R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F12R2_FB12 CAN_F12R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F12R2_FB13_Pos (13U) #define CAN_F12R2_FB13_Msk (0x1UL << CAN_F12R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F12R2_FB13 CAN_F12R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F12R2_FB14_Pos (14U) #define CAN_F12R2_FB14_Msk (0x1UL << CAN_F12R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F12R2_FB14 CAN_F12R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F12R2_FB15_Pos (15U) #define CAN_F12R2_FB15_Msk (0x1UL << CAN_F12R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F12R2_FB15 CAN_F12R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F12R2_FB16_Pos (16U) #define CAN_F12R2_FB16_Msk (0x1UL << CAN_F12R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F12R2_FB16 CAN_F12R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F12R2_FB17_Pos (17U) #define CAN_F12R2_FB17_Msk (0x1UL << CAN_F12R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F12R2_FB17 CAN_F12R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F12R2_FB18_Pos (18U) #define CAN_F12R2_FB18_Msk (0x1UL << CAN_F12R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F12R2_FB18 CAN_F12R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F12R2_FB19_Pos (19U) #define CAN_F12R2_FB19_Msk (0x1UL << CAN_F12R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F12R2_FB19 CAN_F12R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F12R2_FB20_Pos (20U) #define CAN_F12R2_FB20_Msk (0x1UL << CAN_F12R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F12R2_FB20 CAN_F12R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F12R2_FB21_Pos (21U) #define CAN_F12R2_FB21_Msk (0x1UL << CAN_F12R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F12R2_FB21 CAN_F12R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F12R2_FB22_Pos (22U) #define CAN_F12R2_FB22_Msk (0x1UL << CAN_F12R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F12R2_FB22 CAN_F12R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F12R2_FB23_Pos (23U) #define CAN_F12R2_FB23_Msk (0x1UL << CAN_F12R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F12R2_FB23 CAN_F12R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F12R2_FB24_Pos (24U) #define CAN_F12R2_FB24_Msk (0x1UL << CAN_F12R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F12R2_FB24 CAN_F12R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F12R2_FB25_Pos (25U) #define CAN_F12R2_FB25_Msk (0x1UL << CAN_F12R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F12R2_FB25 CAN_F12R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F12R2_FB26_Pos (26U) #define CAN_F12R2_FB26_Msk (0x1UL << CAN_F12R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F12R2_FB27_Pos (27U) #define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F12R2_FB28_Pos (28U) #define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F12R2_FB29_Pos (29U) #define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F12R2_FB30_Pos (30U) #define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F12R2_FB31_Pos (31U) #define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk /*!<Filter bit 31 */ /******************* Bit definition for CAN_F13R2 register ******************/ #define CAN_F13R2_FB0_Pos (0U) #define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos) /*!< 0x00000001 */ #define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk /*!<Filter bit 0 */ #define CAN_F13R2_FB1_Pos (1U) #define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos) /*!< 0x00000002 */ #define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk /*!<Filter bit 1 */ #define CAN_F13R2_FB2_Pos (2U) #define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos) /*!< 0x00000004 */ #define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk /*!<Filter bit 2 */ #define CAN_F13R2_FB3_Pos (3U) #define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos) /*!< 0x00000008 */ #define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk /*!<Filter bit 3 */ #define CAN_F13R2_FB4_Pos (4U) #define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos) /*!< 0x00000010 */ #define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk /*!<Filter bit 4 */ #define CAN_F13R2_FB5_Pos (5U) #define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos) /*!< 0x00000020 */ #define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk /*!<Filter bit 5 */ #define CAN_F13R2_FB6_Pos (6U) #define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos) /*!< 0x00000040 */ #define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk /*!<Filter bit 6 */ #define CAN_F13R2_FB7_Pos (7U) #define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos) /*!< 0x00000080 */ #define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk /*!<Filter bit 7 */ #define CAN_F13R2_FB8_Pos (8U) #define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos) /*!< 0x00000100 */ #define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk /*!<Filter bit 8 */ #define CAN_F13R2_FB9_Pos (9U) #define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos) /*!< 0x00000200 */ #define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk /*!<Filter bit 9 */ #define CAN_F13R2_FB10_Pos (10U) #define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos) /*!< 0x00000400 */ #define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk /*!<Filter bit 10 */ #define CAN_F13R2_FB11_Pos (11U) #define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos) /*!< 0x00000800 */ #define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk /*!<Filter bit 11 */ #define CAN_F13R2_FB12_Pos (12U) #define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos) /*!< 0x00001000 */ #define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk /*!<Filter bit 12 */ #define CAN_F13R2_FB13_Pos (13U) #define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos) /*!< 0x00002000 */ #define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk /*!<Filter bit 13 */ #define CAN_F13R2_FB14_Pos (14U) #define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos) /*!< 0x00004000 */ #define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk /*!<Filter bit 14 */ #define CAN_F13R2_FB15_Pos (15U) #define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos) /*!< 0x00008000 */ #define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk /*!<Filter bit 15 */ #define CAN_F13R2_FB16_Pos (16U) #define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos) /*!< 0x00010000 */ #define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk /*!<Filter bit 16 */ #define CAN_F13R2_FB17_Pos (17U) #define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos) /*!< 0x00020000 */ #define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk /*!<Filter bit 17 */ #define CAN_F13R2_FB18_Pos (18U) #define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos) /*!< 0x00040000 */ #define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk /*!<Filter bit 18 */ #define CAN_F13R2_FB19_Pos (19U) #define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos) /*!< 0x00080000 */ #define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk /*!<Filter bit 19 */ #define CAN_F13R2_FB20_Pos (20U) #define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos) /*!< 0x00100000 */ #define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk /*!<Filter bit 20 */ #define CAN_F13R2_FB21_Pos (21U) #define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos) /*!< 0x00200000 */ #define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk /*!<Filter bit 21 */ #define CAN_F13R2_FB22_Pos (22U) #define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos) /*!< 0x00400000 */ #define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk /*!<Filter bit 22 */ #define CAN_F13R2_FB23_Pos (23U) #define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos) /*!< 0x00800000 */ #define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk /*!<Filter bit 23 */ #define CAN_F13R2_FB24_Pos (24U) #define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos) /*!< 0x01000000 */ #define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk /*!<Filter bit 24 */ #define CAN_F13R2_FB25_Pos (25U) #define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos) /*!< 0x02000000 */ #define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk /*!<Filter bit 25 */ #define CAN_F13R2_FB26_Pos (26U) #define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos) /*!< 0x04000000 */ #define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk /*!<Filter bit 26 */ #define CAN_F13R2_FB27_Pos (27U) #define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos) /*!< 0x08000000 */ #define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk /*!<Filter bit 27 */ #define CAN_F13R2_FB28_Pos (28U) #define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos) /*!< 0x10000000 */ #define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk /*!<Filter bit 28 */ #define CAN_F13R2_FB29_Pos (29U) #define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos) /*!< 0x20000000 */ #define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk /*!<Filter bit 29 */ #define CAN_F13R2_FB30_Pos (30U) #define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos) /*!< 0x40000000 */ #define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk /*!<Filter bit 30 */ #define CAN_F13R2_FB31_Pos (31U) #define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos) /*!< 0x80000000 */ #define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk /*!<Filter bit 31 */ /******************************************************************************/ /* */ /* HDMI-CEC (CEC) */ /* */ /******************************************************************************/ /******************* Bit definition for CEC_CR register *********************/ #define CEC_CR_CECEN_Pos (0U) #define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos) /*!< 0x00000001 */ #define CEC_CR_CECEN CEC_CR_CECEN_Msk /*!< CEC Enable */ #define CEC_CR_TXSOM_Pos (1U) #define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos) /*!< 0x00000002 */ #define CEC_CR_TXSOM CEC_CR_TXSOM_Msk /*!< CEC Tx Start Of Message */ #define CEC_CR_TXEOM_Pos (2U) #define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos) /*!< 0x00000004 */ #define CEC_CR_TXEOM CEC_CR_TXEOM_Msk /*!< CEC Tx End Of Message */ /******************* Bit definition for CEC_CFGR register *******************/ #define CEC_CFGR_SFT_Pos (0U) #define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos) /*!< 0x00000007 */ #define CEC_CFGR_SFT CEC_CFGR_SFT_Msk /*!< CEC Signal Free Time */ #define CEC_CFGR_RXTOL_Pos (3U) #define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos) /*!< 0x00000008 */ #define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk /*!< CEC Tolerance */ #define CEC_CFGR_BRESTP_Pos (4U) #define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos) /*!< 0x00000010 */ #define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk /*!< CEC Rx Stop */ #define CEC_CFGR_BREGEN_Pos (5U) #define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos) /*!< 0x00000020 */ #define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk /*!< CEC Bit Rising Error generation */ #define CEC_CFGR_LBPEGEN_Pos (6U) #define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos) /*!< 0x00000040 */ #define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk /*!< CEC Long Bit Period Error generation */ #define CEC_CFGR_SFTOPT_Pos (8U) #define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos) /*!< 0x00000100 */ #define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk /*!< CEC Signal Free Time optional */ #define CEC_CFGR_BRDNOGEN_Pos (7U) #define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos) /*!< 0x00000080 */ #define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk /*!< CEC Broadcast No error generation */ #define CEC_CFGR_OAR_Pos (16U) #define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos) /*!< 0x7FFF0000 */ #define CEC_CFGR_OAR CEC_CFGR_OAR_Msk /*!< CEC Own Address */ #define CEC_CFGR_LSTN_Pos (31U) #define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos) /*!< 0x80000000 */ #define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk /*!< CEC Listen mode */ /******************* Bit definition for CEC_TXDR register *******************/ #define CEC_TXDR_TXD_Pos (0U) #define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos) /*!< 0x000000FF */ #define CEC_TXDR_TXD CEC_TXDR_TXD_Msk /*!< CEC Tx Data */ /******************* Bit definition for CEC_RXDR register *******************/ #define CEC_RXDR_RXD_Pos (0U) #define CEC_RXDR_RXD_Msk (0xFFUL << CEC_RXDR_RXD_Pos) /*!< 0x000000FF */ #define CEC_RXDR_RXD CEC_RXDR_RXD_Msk /*!< CEC Rx Data */ /*legacy define*/ #define CEC_TXDR_RXD CEC_RXDR_RXD /*!< CEC Rx Data */ /******************* Bit definition for CEC_ISR register ********************/ #define CEC_ISR_RXBR_Pos (0U) #define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos) /*!< 0x00000001 */ #define CEC_ISR_RXBR CEC_ISR_RXBR_Msk /*!< CEC Rx-Byte Received */ #define CEC_ISR_RXEND_Pos (1U) #define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos) /*!< 0x00000002 */ #define CEC_ISR_RXEND CEC_ISR_RXEND_Msk /*!< CEC End Of Reception */ #define CEC_ISR_RXOVR_Pos (2U) #define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos) /*!< 0x00000004 */ #define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk /*!< CEC Rx-Overrun */ #define CEC_ISR_BRE_Pos (3U) #define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos) /*!< 0x00000008 */ #define CEC_ISR_BRE CEC_ISR_BRE_Msk /*!< CEC Rx Bit Rising Error */ #define CEC_ISR_SBPE_Pos (4U) #define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos) /*!< 0x00000010 */ #define CEC_ISR_SBPE CEC_ISR_SBPE_Msk /*!< CEC Rx Short Bit period Error */ #define CEC_ISR_LBPE_Pos (5U) #define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos) /*!< 0x00000020 */ #define CEC_ISR_LBPE CEC_ISR_LBPE_Msk /*!< CEC Rx Long Bit period Error */ #define CEC_ISR_RXACKE_Pos (6U) #define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos) /*!< 0x00000040 */ #define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk /*!< CEC Rx Missing Acknowledge */ #define CEC_ISR_ARBLST_Pos (7U) #define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos) /*!< 0x00000080 */ #define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk /*!< CEC Arbitration Lost */ #define CEC_ISR_TXBR_Pos (8U) #define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos) /*!< 0x00000100 */ #define CEC_ISR_TXBR CEC_ISR_TXBR_Msk /*!< CEC Tx Byte Request */ #define CEC_ISR_TXEND_Pos (9U) #define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos) /*!< 0x00000200 */ #define CEC_ISR_TXEND CEC_ISR_TXEND_Msk /*!< CEC End of Transmission */ #define CEC_ISR_TXUDR_Pos (10U) #define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos) /*!< 0x00000400 */ #define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk /*!< CEC Tx-Buffer Underrun */ #define CEC_ISR_TXERR_Pos (11U) #define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos) /*!< 0x00000800 */ #define CEC_ISR_TXERR CEC_ISR_TXERR_Msk /*!< CEC Tx-Error */ #define CEC_ISR_TXACKE_Pos (12U) #define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos) /*!< 0x00001000 */ #define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk /*!< CEC Tx Missing Acknowledge */ /******************* Bit definition for CEC_IER register ********************/ #define CEC_IER_RXBRIE_Pos (0U) #define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos) /*!< 0x00000001 */ #define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk /*!< CEC Rx-Byte Received IT Enable */ #define CEC_IER_RXENDIE_Pos (1U) #define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos) /*!< 0x00000002 */ #define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk /*!< CEC End Of Reception IT Enable */ #define CEC_IER_RXOVRIE_Pos (2U) #define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos) /*!< 0x00000004 */ #define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk /*!< CEC Rx-Overrun IT Enable */ #define CEC_IER_BREIE_Pos (3U) #define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos) /*!< 0x00000008 */ #define CEC_IER_BREIE CEC_IER_BREIE_Msk /*!< CEC Rx Bit Rising Error IT Enable */ #define CEC_IER_SBPEIE_Pos (4U) #define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos) /*!< 0x00000010 */ #define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk /*!< CEC Rx Short Bit period Error IT Enable */ #define CEC_IER_LBPEIE_Pos (5U) #define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos) /*!< 0x00000020 */ #define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk /*!< CEC Rx Long Bit period Error IT Enable */ #define CEC_IER_RXACKEIE_Pos (6U) #define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos) /*!< 0x00000040 */ #define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk /*!< CEC Rx Missing Acknowledge IT Enable */ #define CEC_IER_ARBLSTIE_Pos (7U) #define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos) /*!< 0x00000080 */ #define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk /*!< CEC Arbitration Lost IT Enable */ #define CEC_IER_TXBRIE_Pos (8U) #define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos) /*!< 0x00000100 */ #define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk /*!< CEC Tx Byte Request IT Enable */ #define CEC_IER_TXENDIE_Pos (9U) #define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos) /*!< 0x00000200 */ #define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk /*!< CEC End of Transmission IT Enable */ #define CEC_IER_TXUDRIE_Pos (10U) #define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos) /*!< 0x00000400 */ #define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk /*!< CEC Tx-Buffer Underrun IT Enable */ #define CEC_IER_TXERRIE_Pos (11U) #define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos) /*!< 0x00000800 */ #define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk /*!< CEC Tx-Error IT Enable */ #define CEC_IER_TXACKEIE_Pos (12U) #define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos) /*!< 0x00001000 */ #define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk /*!< CEC Tx Missing Acknowledge IT Enable */ /******************************************************************************/ /* */ /* CRC calculation unit */ /* */ /******************************************************************************/ /******************* Bit definition for CRC_DR register *********************/ #define CRC_DR_DR_Pos (0U) #define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ #define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ /******************* Bit definition for CRC_IDR register ********************/ #define CRC_IDR_IDR_Pos (0U) #define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ #define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bit data register bits */ /******************** Bit definition for CRC_CR register ********************/ #define CRC_CR_RESET_Pos (0U) #define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ #define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET bit */ /******************************************************************************/ /* */ /* Digital to Analog Converter */ /* */ /******************************************************************************/ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define DAC_CHANNEL2_SUPPORT /*!< DAC feature available only on specific devices: availability of DAC channel 2 */ /******************** Bit definition for DAC_CR register ********************/ #define DAC_CR_EN1_Pos (0U) #define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos) /*!< 0x00000001 */ #define DAC_CR_EN1 DAC_CR_EN1_Msk /*!<DAC channel1 enable */ #define DAC_CR_BOFF1_Pos (1U) #define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos) /*!< 0x00000002 */ #define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk /*!<DAC channel1 output buffer disable */ #define DAC_CR_TEN1_Pos (2U) #define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos) /*!< 0x00000004 */ #define DAC_CR_TEN1 DAC_CR_TEN1_Msk /*!<DAC channel1 Trigger enable */ #define DAC_CR_TSEL1_Pos (3U) #define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos) /*!< 0x00000038 */ #define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk /*!<TSEL1[2:0] (DAC channel1 Trigger selection) */ #define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos) /*!< 0x00000008 */ #define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos) /*!< 0x00000010 */ #define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos) /*!< 0x00000020 */ #define DAC_CR_WAVE1_Pos (6U) #define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos) /*!< 0x000000C0 */ #define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk /*!<WAVE1[1:0] (DAC channel1 noise/triangle wave generation enable) */ #define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos) /*!< 0x00000040 */ #define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos) /*!< 0x00000080 */ #define DAC_CR_MAMP1_Pos (8U) #define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos) /*!< 0x00000F00 */ #define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk /*!<MAMP1[3:0] (DAC channel1 Mask/Amplitude selector) */ #define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos) /*!< 0x00000100 */ #define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos) /*!< 0x00000200 */ #define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos) /*!< 0x00000400 */ #define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos) /*!< 0x00000800 */ #define DAC_CR_DMAEN1_Pos (12U) #define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos) /*!< 0x00001000 */ #define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk /*!<DAC channel1 DMA enable */ #define DAC_CR_DMAUDRIE1_Pos (13U) #define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos) /*!< 0x00002000 */ #define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk /*!<DAC channel1 DMA underrun interrupt enable*/ #define DAC_CR_EN2_Pos (16U) #define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos) /*!< 0x00010000 */ #define DAC_CR_EN2 DAC_CR_EN2_Msk /*!<DAC channel2 enable */ #define DAC_CR_BOFF2_Pos (17U) #define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos) /*!< 0x00020000 */ #define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk /*!<DAC channel2 output buffer disable */ #define DAC_CR_TEN2_Pos (18U) #define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos) /*!< 0x00040000 */ #define DAC_CR_TEN2 DAC_CR_TEN2_Msk /*!<DAC channel2 Trigger enable */ #define DAC_CR_TSEL2_Pos (19U) #define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos) /*!< 0x00380000 */ #define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk /*!<TSEL2[2:0] (DAC channel2 Trigger selection) */ #define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos) /*!< 0x00080000 */ #define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos) /*!< 0x00100000 */ #define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos) /*!< 0x00200000 */ #define DAC_CR_WAVE2_Pos (22U) #define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos) /*!< 0x00C00000 */ #define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk /*!<WAVE2[1:0] (DAC channel2 noise/triangle wave generation enable) */ #define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos) /*!< 0x00400000 */ #define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos) /*!< 0x00800000 */ #define DAC_CR_MAMP2_Pos (24U) #define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos) /*!< 0x0F000000 */ #define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk /*!<MAMP2[3:0] (DAC channel2 Mask/Amplitude selector) */ #define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos) /*!< 0x01000000 */ #define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos) /*!< 0x02000000 */ #define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos) /*!< 0x04000000 */ #define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos) /*!< 0x08000000 */ #define DAC_CR_DMAEN2_Pos (28U) #define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos) /*!< 0x10000000 */ #define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk /*!<DAC channel2 DMA enabled */ #define DAC_CR_DMAUDRIE2_Pos (29U) #define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos) /*!< 0x20000000 */ #define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk /*!<DAC channel2 DMA underrun interrupt enable*/ /***************** Bit definition for DAC_SWTRIGR register ******************/ #define DAC_SWTRIGR_SWTRIG1_Pos (0U) #define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos) /*!< 0x00000001 */ #define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk /*!<DAC channel1 software trigger */ #define DAC_SWTRIGR_SWTRIG2_Pos (1U) #define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos) /*!< 0x00000002 */ #define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk /*!<DAC channel2 software trigger */ /***************** Bit definition for DAC_DHR12R1 register ******************/ #define DAC_DHR12R1_DACC1DHR_Pos (0U) #define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos) /*!< 0x00000FFF */ #define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12L1 register ******************/ #define DAC_DHR12L1_DACC1DHR_Pos (4U) #define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos) /*!< 0x0000FFF0 */ #define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8R1 register ******************/ #define DAC_DHR8R1_DACC1DHR_Pos (0U) #define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos) /*!< 0x000000FF */ #define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */ /***************** Bit definition for DAC_DHR12R2 register ******************/ #define DAC_DHR12R2_DACC2DHR_Pos (0U) #define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos) /*!< 0x00000FFF */ #define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12L2 register ******************/ #define DAC_DHR12L2_DACC2DHR_Pos (4U) #define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos) /*!< 0x0000FFF0 */ #define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8R2 register ******************/ #define DAC_DHR8R2_DACC2DHR_Pos (0U) #define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos) /*!< 0x000000FF */ #define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */ /***************** Bit definition for DAC_DHR12RD register ******************/ #define DAC_DHR12RD_DACC1DHR_Pos (0U) #define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos) /*!< 0x00000FFF */ #define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk /*!<DAC channel1 12-bit Right aligned data */ #define DAC_DHR12RD_DACC2DHR_Pos (16U) #define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos) /*!< 0x0FFF0000 */ #define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk /*!<DAC channel2 12-bit Right aligned data */ /***************** Bit definition for DAC_DHR12LD register ******************/ #define DAC_DHR12LD_DACC1DHR_Pos (4U) #define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos) /*!< 0x0000FFF0 */ #define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk /*!<DAC channel1 12-bit Left aligned data */ #define DAC_DHR12LD_DACC2DHR_Pos (20U) #define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos) /*!< 0xFFF00000 */ #define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk /*!<DAC channel2 12-bit Left aligned data */ /****************** Bit definition for DAC_DHR8RD register ******************/ #define DAC_DHR8RD_DACC1DHR_Pos (0U) #define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos) /*!< 0x000000FF */ #define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk /*!<DAC channel1 8-bit Right aligned data */ #define DAC_DHR8RD_DACC2DHR_Pos (8U) #define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos) /*!< 0x0000FF00 */ #define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk /*!<DAC channel2 8-bit Right aligned data */ /******************* Bit definition for DAC_DOR1 register *******************/ #define DAC_DOR1_DACC1DOR_Pos (0U) #define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos) /*!< 0x00000FFF */ #define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk /*!<DAC channel1 data output */ /******************* Bit definition for DAC_DOR2 register *******************/ #define DAC_DOR2_DACC2DOR_Pos (0U) #define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos) /*!< 0x00000FFF */ #define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk /*!<DAC channel2 data output */ /******************** Bit definition for DAC_SR register ********************/ #define DAC_SR_DMAUDR1_Pos (13U) #define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos) /*!< 0x00002000 */ #define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk /*!<DAC channel1 DMA underrun flag */ #define DAC_SR_DMAUDR2_Pos (29U) #define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos) /*!< 0x20000000 */ #define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk /*!<DAC channel2 DMA underrun flag */ /******************************************************************************/ /* */ /* DCMI */ /* */ /******************************************************************************/ /******************** Bits definition for DCMI_CR register ******************/ #define DCMI_CR_CAPTURE_Pos (0U) #define DCMI_CR_CAPTURE_Msk (0x1UL << DCMI_CR_CAPTURE_Pos) /*!< 0x00000001 */ #define DCMI_CR_CAPTURE DCMI_CR_CAPTURE_Msk #define DCMI_CR_CM_Pos (1U) #define DCMI_CR_CM_Msk (0x1UL << DCMI_CR_CM_Pos) /*!< 0x00000002 */ #define DCMI_CR_CM DCMI_CR_CM_Msk #define DCMI_CR_CROP_Pos (2U) #define DCMI_CR_CROP_Msk (0x1UL << DCMI_CR_CROP_Pos) /*!< 0x00000004 */ #define DCMI_CR_CROP DCMI_CR_CROP_Msk #define DCMI_CR_JPEG_Pos (3U) #define DCMI_CR_JPEG_Msk (0x1UL << DCMI_CR_JPEG_Pos) /*!< 0x00000008 */ #define DCMI_CR_JPEG DCMI_CR_JPEG_Msk #define DCMI_CR_ESS_Pos (4U) #define DCMI_CR_ESS_Msk (0x1UL << DCMI_CR_ESS_Pos) /*!< 0x00000010 */ #define DCMI_CR_ESS DCMI_CR_ESS_Msk #define DCMI_CR_PCKPOL_Pos (5U) #define DCMI_CR_PCKPOL_Msk (0x1UL << DCMI_CR_PCKPOL_Pos) /*!< 0x00000020 */ #define DCMI_CR_PCKPOL DCMI_CR_PCKPOL_Msk #define DCMI_CR_HSPOL_Pos (6U) #define DCMI_CR_HSPOL_Msk (0x1UL << DCMI_CR_HSPOL_Pos) /*!< 0x00000040 */ #define DCMI_CR_HSPOL DCMI_CR_HSPOL_Msk #define DCMI_CR_VSPOL_Pos (7U) #define DCMI_CR_VSPOL_Msk (0x1UL << DCMI_CR_VSPOL_Pos) /*!< 0x00000080 */ #define DCMI_CR_VSPOL DCMI_CR_VSPOL_Msk #define DCMI_CR_FCRC_0 0x00000100U #define DCMI_CR_FCRC_1 0x00000200U #define DCMI_CR_EDM_0 0x00000400U #define DCMI_CR_EDM_1 0x00000800U #define DCMI_CR_OUTEN_Pos (13U) #define DCMI_CR_OUTEN_Msk (0x1UL << DCMI_CR_OUTEN_Pos) /*!< 0x00002000 */ #define DCMI_CR_OUTEN DCMI_CR_OUTEN_Msk #define DCMI_CR_ENABLE_Pos (14U) #define DCMI_CR_ENABLE_Msk (0x1UL << DCMI_CR_ENABLE_Pos) /*!< 0x00004000 */ #define DCMI_CR_ENABLE DCMI_CR_ENABLE_Msk #define DCMI_CR_BSM_0 0x00010000U #define DCMI_CR_BSM_1 0x00020000U #define DCMI_CR_OEBS_Pos (18U) #define DCMI_CR_OEBS_Msk (0x1UL << DCMI_CR_OEBS_Pos) /*!< 0x00040000 */ #define DCMI_CR_OEBS DCMI_CR_OEBS_Msk #define DCMI_CR_LSM_Pos (19U) #define DCMI_CR_LSM_Msk (0x1UL << DCMI_CR_LSM_Pos) /*!< 0x00080000 */ #define DCMI_CR_LSM DCMI_CR_LSM_Msk #define DCMI_CR_OELS_Pos (20U) #define DCMI_CR_OELS_Msk (0x1UL << DCMI_CR_OELS_Pos) /*!< 0x00100000 */ #define DCMI_CR_OELS DCMI_CR_OELS_Msk /******************** Bits definition for DCMI_SR register ******************/ #define DCMI_SR_HSYNC_Pos (0U) #define DCMI_SR_HSYNC_Msk (0x1UL << DCMI_SR_HSYNC_Pos) /*!< 0x00000001 */ #define DCMI_SR_HSYNC DCMI_SR_HSYNC_Msk #define DCMI_SR_VSYNC_Pos (1U) #define DCMI_SR_VSYNC_Msk (0x1UL << DCMI_SR_VSYNC_Pos) /*!< 0x00000002 */ #define DCMI_SR_VSYNC DCMI_SR_VSYNC_Msk #define DCMI_SR_FNE_Pos (2U) #define DCMI_SR_FNE_Msk (0x1UL << DCMI_SR_FNE_Pos) /*!< 0x00000004 */ #define DCMI_SR_FNE DCMI_SR_FNE_Msk /******************** Bits definition for DCMI_RIS register *****************/ #define DCMI_RIS_FRAME_RIS_Pos (0U) #define DCMI_RIS_FRAME_RIS_Msk (0x1UL << DCMI_RIS_FRAME_RIS_Pos) /*!< 0x00000001 */ #define DCMI_RIS_FRAME_RIS DCMI_RIS_FRAME_RIS_Msk #define DCMI_RIS_OVR_RIS_Pos (1U) #define DCMI_RIS_OVR_RIS_Msk (0x1UL << DCMI_RIS_OVR_RIS_Pos) /*!< 0x00000002 */ #define DCMI_RIS_OVR_RIS DCMI_RIS_OVR_RIS_Msk #define DCMI_RIS_ERR_RIS_Pos (2U) #define DCMI_RIS_ERR_RIS_Msk (0x1UL << DCMI_RIS_ERR_RIS_Pos) /*!< 0x00000004 */ #define DCMI_RIS_ERR_RIS DCMI_RIS_ERR_RIS_Msk #define DCMI_RIS_VSYNC_RIS_Pos (3U) #define DCMI_RIS_VSYNC_RIS_Msk (0x1UL << DCMI_RIS_VSYNC_RIS_Pos) /*!< 0x00000008 */ #define DCMI_RIS_VSYNC_RIS DCMI_RIS_VSYNC_RIS_Msk #define DCMI_RIS_LINE_RIS_Pos (4U) #define DCMI_RIS_LINE_RIS_Msk (0x1UL << DCMI_RIS_LINE_RIS_Pos) /*!< 0x00000010 */ #define DCMI_RIS_LINE_RIS DCMI_RIS_LINE_RIS_Msk /* Legacy defines */ #define DCMI_RISR_FRAME_RIS DCMI_RIS_FRAME_RIS #define DCMI_RISR_OVR_RIS DCMI_RIS_OVR_RIS #define DCMI_RISR_ERR_RIS DCMI_RIS_ERR_RIS #define DCMI_RISR_VSYNC_RIS DCMI_RIS_VSYNC_RIS #define DCMI_RISR_LINE_RIS DCMI_RIS_LINE_RIS #define DCMI_RISR_OVF_RIS DCMI_RIS_OVR_RIS /******************** Bits definition for DCMI_IER register *****************/ #define DCMI_IER_FRAME_IE_Pos (0U) #define DCMI_IER_FRAME_IE_Msk (0x1UL << DCMI_IER_FRAME_IE_Pos) /*!< 0x00000001 */ #define DCMI_IER_FRAME_IE DCMI_IER_FRAME_IE_Msk #define DCMI_IER_OVR_IE_Pos (1U) #define DCMI_IER_OVR_IE_Msk (0x1UL << DCMI_IER_OVR_IE_Pos) /*!< 0x00000002 */ #define DCMI_IER_OVR_IE DCMI_IER_OVR_IE_Msk #define DCMI_IER_ERR_IE_Pos (2U) #define DCMI_IER_ERR_IE_Msk (0x1UL << DCMI_IER_ERR_IE_Pos) /*!< 0x00000004 */ #define DCMI_IER_ERR_IE DCMI_IER_ERR_IE_Msk #define DCMI_IER_VSYNC_IE_Pos (3U) #define DCMI_IER_VSYNC_IE_Msk (0x1UL << DCMI_IER_VSYNC_IE_Pos) /*!< 0x00000008 */ #define DCMI_IER_VSYNC_IE DCMI_IER_VSYNC_IE_Msk #define DCMI_IER_LINE_IE_Pos (4U) #define DCMI_IER_LINE_IE_Msk (0x1UL << DCMI_IER_LINE_IE_Pos) /*!< 0x00000010 */ #define DCMI_IER_LINE_IE DCMI_IER_LINE_IE_Msk /* Legacy defines */ #define DCMI_IER_OVF_IE DCMI_IER_OVR_IE /******************** Bits definition for DCMI_MIS register *****************/ #define DCMI_MIS_FRAME_MIS_Pos (0U) #define DCMI_MIS_FRAME_MIS_Msk (0x1UL << DCMI_MIS_FRAME_MIS_Pos) /*!< 0x00000001 */ #define DCMI_MIS_FRAME_MIS DCMI_MIS_FRAME_MIS_Msk #define DCMI_MIS_OVR_MIS_Pos (1U) #define DCMI_MIS_OVR_MIS_Msk (0x1UL << DCMI_MIS_OVR_MIS_Pos) /*!< 0x00000002 */ #define DCMI_MIS_OVR_MIS DCMI_MIS_OVR_MIS_Msk #define DCMI_MIS_ERR_MIS_Pos (2U) #define DCMI_MIS_ERR_MIS_Msk (0x1UL << DCMI_MIS_ERR_MIS_Pos) /*!< 0x00000004 */ #define DCMI_MIS_ERR_MIS DCMI_MIS_ERR_MIS_Msk #define DCMI_MIS_VSYNC_MIS_Pos (3U) #define DCMI_MIS_VSYNC_MIS_Msk (0x1UL << DCMI_MIS_VSYNC_MIS_Pos) /*!< 0x00000008 */ #define DCMI_MIS_VSYNC_MIS DCMI_MIS_VSYNC_MIS_Msk #define DCMI_MIS_LINE_MIS_Pos (4U) #define DCMI_MIS_LINE_MIS_Msk (0x1UL << DCMI_MIS_LINE_MIS_Pos) /*!< 0x00000010 */ #define DCMI_MIS_LINE_MIS DCMI_MIS_LINE_MIS_Msk /* Legacy defines */ #define DCMI_MISR_FRAME_MIS DCMI_MIS_FRAME_MIS #define DCMI_MISR_OVF_MIS DCMI_MIS_OVR_MIS #define DCMI_MISR_ERR_MIS DCMI_MIS_ERR_MIS #define DCMI_MISR_VSYNC_MIS DCMI_MIS_VSYNC_MIS #define DCMI_MISR_LINE_MIS DCMI_MIS_LINE_MIS /******************** Bits definition for DCMI_ICR register *****************/ #define DCMI_ICR_FRAME_ISC_Pos (0U) #define DCMI_ICR_FRAME_ISC_Msk (0x1UL << DCMI_ICR_FRAME_ISC_Pos) /*!< 0x00000001 */ #define DCMI_ICR_FRAME_ISC DCMI_ICR_FRAME_ISC_Msk #define DCMI_ICR_OVR_ISC_Pos (1U) #define DCMI_ICR_OVR_ISC_Msk (0x1UL << DCMI_ICR_OVR_ISC_Pos) /*!< 0x00000002 */ #define DCMI_ICR_OVR_ISC DCMI_ICR_OVR_ISC_Msk #define DCMI_ICR_ERR_ISC_Pos (2U) #define DCMI_ICR_ERR_ISC_Msk (0x1UL << DCMI_ICR_ERR_ISC_Pos) /*!< 0x00000004 */ #define DCMI_ICR_ERR_ISC DCMI_ICR_ERR_ISC_Msk #define DCMI_ICR_VSYNC_ISC_Pos (3U) #define DCMI_ICR_VSYNC_ISC_Msk (0x1UL << DCMI_ICR_VSYNC_ISC_Pos) /*!< 0x00000008 */ #define DCMI_ICR_VSYNC_ISC DCMI_ICR_VSYNC_ISC_Msk #define DCMI_ICR_LINE_ISC_Pos (4U) #define DCMI_ICR_LINE_ISC_Msk (0x1UL << DCMI_ICR_LINE_ISC_Pos) /*!< 0x00000010 */ #define DCMI_ICR_LINE_ISC DCMI_ICR_LINE_ISC_Msk /* Legacy defines */ #define DCMI_ICR_OVF_ISC DCMI_ICR_OVR_ISC /******************** Bits definition for DCMI_ESCR register ******************/ #define DCMI_ESCR_FSC_Pos (0U) #define DCMI_ESCR_FSC_Msk (0xFFUL << DCMI_ESCR_FSC_Pos) /*!< 0x000000FF */ #define DCMI_ESCR_FSC DCMI_ESCR_FSC_Msk #define DCMI_ESCR_LSC_Pos (8U) #define DCMI_ESCR_LSC_Msk (0xFFUL << DCMI_ESCR_LSC_Pos) /*!< 0x0000FF00 */ #define DCMI_ESCR_LSC DCMI_ESCR_LSC_Msk #define DCMI_ESCR_LEC_Pos (16U) #define DCMI_ESCR_LEC_Msk (0xFFUL << DCMI_ESCR_LEC_Pos) /*!< 0x00FF0000 */ #define DCMI_ESCR_LEC DCMI_ESCR_LEC_Msk #define DCMI_ESCR_FEC_Pos (24U) #define DCMI_ESCR_FEC_Msk (0xFFUL << DCMI_ESCR_FEC_Pos) /*!< 0xFF000000 */ #define DCMI_ESCR_FEC DCMI_ESCR_FEC_Msk /******************** Bits definition for DCMI_ESUR register ******************/ #define DCMI_ESUR_FSU_Pos (0U) #define DCMI_ESUR_FSU_Msk (0xFFUL << DCMI_ESUR_FSU_Pos) /*!< 0x000000FF */ #define DCMI_ESUR_FSU DCMI_ESUR_FSU_Msk #define DCMI_ESUR_LSU_Pos (8U) #define DCMI_ESUR_LSU_Msk (0xFFUL << DCMI_ESUR_LSU_Pos) /*!< 0x0000FF00 */ #define DCMI_ESUR_LSU DCMI_ESUR_LSU_Msk #define DCMI_ESUR_LEU_Pos (16U) #define DCMI_ESUR_LEU_Msk (0xFFUL << DCMI_ESUR_LEU_Pos) /*!< 0x00FF0000 */ #define DCMI_ESUR_LEU DCMI_ESUR_LEU_Msk #define DCMI_ESUR_FEU_Pos (24U) #define DCMI_ESUR_FEU_Msk (0xFFUL << DCMI_ESUR_FEU_Pos) /*!< 0xFF000000 */ #define DCMI_ESUR_FEU DCMI_ESUR_FEU_Msk /******************** Bits definition for DCMI_CWSTRT register ******************/ #define DCMI_CWSTRT_HOFFCNT_Pos (0U) #define DCMI_CWSTRT_HOFFCNT_Msk (0x3FFFUL << DCMI_CWSTRT_HOFFCNT_Pos) /*!< 0x00003FFF */ #define DCMI_CWSTRT_HOFFCNT DCMI_CWSTRT_HOFFCNT_Msk #define DCMI_CWSTRT_VST_Pos (16U) #define DCMI_CWSTRT_VST_Msk (0x1FFFUL << DCMI_CWSTRT_VST_Pos) /*!< 0x1FFF0000 */ #define DCMI_CWSTRT_VST DCMI_CWSTRT_VST_Msk /******************** Bits definition for DCMI_CWSIZE register ******************/ #define DCMI_CWSIZE_CAPCNT_Pos (0U) #define DCMI_CWSIZE_CAPCNT_Msk (0x3FFFUL << DCMI_CWSIZE_CAPCNT_Pos) /*!< 0x00003FFF */ #define DCMI_CWSIZE_CAPCNT DCMI_CWSIZE_CAPCNT_Msk #define DCMI_CWSIZE_VLINE_Pos (16U) #define DCMI_CWSIZE_VLINE_Msk (0x3FFFUL << DCMI_CWSIZE_VLINE_Pos) /*!< 0x3FFF0000 */ #define DCMI_CWSIZE_VLINE DCMI_CWSIZE_VLINE_Msk /******************** Bits definition for DCMI_DR register *********************/ #define DCMI_DR_BYTE0_Pos (0U) #define DCMI_DR_BYTE0_Msk (0xFFUL << DCMI_DR_BYTE0_Pos) /*!< 0x000000FF */ #define DCMI_DR_BYTE0 DCMI_DR_BYTE0_Msk #define DCMI_DR_BYTE1_Pos (8U) #define DCMI_DR_BYTE1_Msk (0xFFUL << DCMI_DR_BYTE1_Pos) /*!< 0x0000FF00 */ #define DCMI_DR_BYTE1 DCMI_DR_BYTE1_Msk #define DCMI_DR_BYTE2_Pos (16U) #define DCMI_DR_BYTE2_Msk (0xFFUL << DCMI_DR_BYTE2_Pos) /*!< 0x00FF0000 */ #define DCMI_DR_BYTE2 DCMI_DR_BYTE2_Msk #define DCMI_DR_BYTE3_Pos (24U) #define DCMI_DR_BYTE3_Msk (0xFFUL << DCMI_DR_BYTE3_Pos) /*!< 0xFF000000 */ #define DCMI_DR_BYTE3 DCMI_DR_BYTE3_Msk /******************************************************************************/ /* */ /* DMA Controller */ /* */ /******************************************************************************/ /******************** Bits definition for DMA_SxCR register *****************/ #define DMA_SxCR_CHSEL_Pos (25U) #define DMA_SxCR_CHSEL_Msk (0x7UL << DMA_SxCR_CHSEL_Pos) /*!< 0x0E000000 */ #define DMA_SxCR_CHSEL DMA_SxCR_CHSEL_Msk #define DMA_SxCR_CHSEL_0 0x02000000U #define DMA_SxCR_CHSEL_1 0x04000000U #define DMA_SxCR_CHSEL_2 0x08000000U #define DMA_SxCR_MBURST_Pos (23U) #define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos) /*!< 0x01800000 */ #define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk #define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos) /*!< 0x00800000 */ #define DMA_SxCR_MBURST_1 (0x2UL << DMA_SxCR_MBURST_Pos) /*!< 0x01000000 */ #define DMA_SxCR_PBURST_Pos (21U) #define DMA_SxCR_PBURST_Msk (0x3UL << DMA_SxCR_PBURST_Pos) /*!< 0x00600000 */ #define DMA_SxCR_PBURST DMA_SxCR_PBURST_Msk #define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos) /*!< 0x00200000 */ #define DMA_SxCR_PBURST_1 (0x2UL << DMA_SxCR_PBURST_Pos) /*!< 0x00400000 */ #define DMA_SxCR_CT_Pos (19U) #define DMA_SxCR_CT_Msk (0x1UL << DMA_SxCR_CT_Pos) /*!< 0x00080000 */ #define DMA_SxCR_CT DMA_SxCR_CT_Msk #define DMA_SxCR_DBM_Pos (18U) #define DMA_SxCR_DBM_Msk (0x1UL << DMA_SxCR_DBM_Pos) /*!< 0x00040000 */ #define DMA_SxCR_DBM DMA_SxCR_DBM_Msk #define DMA_SxCR_PL_Pos (16U) #define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos) /*!< 0x00030000 */ #define DMA_SxCR_PL DMA_SxCR_PL_Msk #define DMA_SxCR_PL_0 (0x1UL << DMA_SxCR_PL_Pos) /*!< 0x00010000 */ #define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos) /*!< 0x00020000 */ #define DMA_SxCR_PINCOS_Pos (15U) #define DMA_SxCR_PINCOS_Msk (0x1UL << DMA_SxCR_PINCOS_Pos) /*!< 0x00008000 */ #define DMA_SxCR_PINCOS DMA_SxCR_PINCOS_Msk #define DMA_SxCR_MSIZE_Pos (13U) #define DMA_SxCR_MSIZE_Msk (0x3UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00006000 */ #define DMA_SxCR_MSIZE DMA_SxCR_MSIZE_Msk #define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00002000 */ #define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos) /*!< 0x00004000 */ #define DMA_SxCR_PSIZE_Pos (11U) #define DMA_SxCR_PSIZE_Msk (0x3UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001800 */ #define DMA_SxCR_PSIZE DMA_SxCR_PSIZE_Msk #define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00000800 */ #define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos) /*!< 0x00001000 */ #define DMA_SxCR_MINC_Pos (10U) #define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos) /*!< 0x00000400 */ #define DMA_SxCR_MINC DMA_SxCR_MINC_Msk #define DMA_SxCR_PINC_Pos (9U) #define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos) /*!< 0x00000200 */ #define DMA_SxCR_PINC DMA_SxCR_PINC_Msk #define DMA_SxCR_CIRC_Pos (8U) #define DMA_SxCR_CIRC_Msk (0x1UL << DMA_SxCR_CIRC_Pos) /*!< 0x00000100 */ #define DMA_SxCR_CIRC DMA_SxCR_CIRC_Msk #define DMA_SxCR_DIR_Pos (6U) #define DMA_SxCR_DIR_Msk (0x3UL << DMA_SxCR_DIR_Pos) /*!< 0x000000C0 */ #define DMA_SxCR_DIR DMA_SxCR_DIR_Msk #define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos) /*!< 0x00000040 */ #define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos) /*!< 0x00000080 */ #define DMA_SxCR_PFCTRL_Pos (5U) #define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos) /*!< 0x00000020 */ #define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk #define DMA_SxCR_TCIE_Pos (4U) #define DMA_SxCR_TCIE_Msk (0x1UL << DMA_SxCR_TCIE_Pos) /*!< 0x00000010 */ #define DMA_SxCR_TCIE DMA_SxCR_TCIE_Msk #define DMA_SxCR_HTIE_Pos (3U) #define DMA_SxCR_HTIE_Msk (0x1UL << DMA_SxCR_HTIE_Pos) /*!< 0x00000008 */ #define DMA_SxCR_HTIE DMA_SxCR_HTIE_Msk #define DMA_SxCR_TEIE_Pos (2U) #define DMA_SxCR_TEIE_Msk (0x1UL << DMA_SxCR_TEIE_Pos) /*!< 0x00000004 */ #define DMA_SxCR_TEIE DMA_SxCR_TEIE_Msk #define DMA_SxCR_DMEIE_Pos (1U) #define DMA_SxCR_DMEIE_Msk (0x1UL << DMA_SxCR_DMEIE_Pos) /*!< 0x00000002 */ #define DMA_SxCR_DMEIE DMA_SxCR_DMEIE_Msk #define DMA_SxCR_EN_Pos (0U) #define DMA_SxCR_EN_Msk (0x1UL << DMA_SxCR_EN_Pos) /*!< 0x00000001 */ #define DMA_SxCR_EN DMA_SxCR_EN_Msk /* Legacy defines */ #define DMA_SxCR_ACK_Pos (20U) #define DMA_SxCR_ACK_Msk (0x1UL << DMA_SxCR_ACK_Pos) /*!< 0x00100000 */ #define DMA_SxCR_ACK DMA_SxCR_ACK_Msk /******************** Bits definition for DMA_SxCNDTR register **************/ #define DMA_SxNDT_Pos (0U) #define DMA_SxNDT_Msk (0xFFFFUL << DMA_SxNDT_Pos) /*!< 0x0000FFFF */ #define DMA_SxNDT DMA_SxNDT_Msk #define DMA_SxNDT_0 (0x0001UL << DMA_SxNDT_Pos) /*!< 0x00000001 */ #define DMA_SxNDT_1 (0x0002UL << DMA_SxNDT_Pos) /*!< 0x00000002 */ #define DMA_SxNDT_2 (0x0004UL << DMA_SxNDT_Pos) /*!< 0x00000004 */ #define DMA_SxNDT_3 (0x0008UL << DMA_SxNDT_Pos) /*!< 0x00000008 */ #define DMA_SxNDT_4 (0x0010UL << DMA_SxNDT_Pos) /*!< 0x00000010 */ #define DMA_SxNDT_5 (0x0020UL << DMA_SxNDT_Pos) /*!< 0x00000020 */ #define DMA_SxNDT_6 (0x0040UL << DMA_SxNDT_Pos) /*!< 0x00000040 */ #define DMA_SxNDT_7 (0x0080UL << DMA_SxNDT_Pos) /*!< 0x00000080 */ #define DMA_SxNDT_8 (0x0100UL << DMA_SxNDT_Pos) /*!< 0x00000100 */ #define DMA_SxNDT_9 (0x0200UL << DMA_SxNDT_Pos) /*!< 0x00000200 */ #define DMA_SxNDT_10 (0x0400UL << DMA_SxNDT_Pos) /*!< 0x00000400 */ #define DMA_SxNDT_11 (0x0800UL << DMA_SxNDT_Pos) /*!< 0x00000800 */ #define DMA_SxNDT_12 (0x1000UL << DMA_SxNDT_Pos) /*!< 0x00001000 */ #define DMA_SxNDT_13 (0x2000UL << DMA_SxNDT_Pos) /*!< 0x00002000 */ #define DMA_SxNDT_14 (0x4000UL << DMA_SxNDT_Pos) /*!< 0x00004000 */ #define DMA_SxNDT_15 (0x8000UL << DMA_SxNDT_Pos) /*!< 0x00008000 */ /******************** Bits definition for DMA_SxFCR register ****************/ #define DMA_SxFCR_FEIE_Pos (7U) #define DMA_SxFCR_FEIE_Msk (0x1UL << DMA_SxFCR_FEIE_Pos) /*!< 0x00000080 */ #define DMA_SxFCR_FEIE DMA_SxFCR_FEIE_Msk #define DMA_SxFCR_FS_Pos (3U) #define DMA_SxFCR_FS_Msk (0x7UL << DMA_SxFCR_FS_Pos) /*!< 0x00000038 */ #define DMA_SxFCR_FS DMA_SxFCR_FS_Msk #define DMA_SxFCR_FS_0 (0x1UL << DMA_SxFCR_FS_Pos) /*!< 0x00000008 */ #define DMA_SxFCR_FS_1 (0x2UL << DMA_SxFCR_FS_Pos) /*!< 0x00000010 */ #define DMA_SxFCR_FS_2 (0x4UL << DMA_SxFCR_FS_Pos) /*!< 0x00000020 */ #define DMA_SxFCR_DMDIS_Pos (2U) #define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos) /*!< 0x00000004 */ #define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk #define DMA_SxFCR_FTH_Pos (0U) #define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000003 */ #define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk #define DMA_SxFCR_FTH_0 (0x1UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000001 */ #define DMA_SxFCR_FTH_1 (0x2UL << DMA_SxFCR_FTH_Pos) /*!< 0x00000002 */ /******************** Bits definition for DMA_LISR register *****************/ #define DMA_LISR_TCIF3_Pos (27U) #define DMA_LISR_TCIF3_Msk (0x1UL << DMA_LISR_TCIF3_Pos) /*!< 0x08000000 */ #define DMA_LISR_TCIF3 DMA_LISR_TCIF3_Msk #define DMA_LISR_HTIF3_Pos (26U) #define DMA_LISR_HTIF3_Msk (0x1UL << DMA_LISR_HTIF3_Pos) /*!< 0x04000000 */ #define DMA_LISR_HTIF3 DMA_LISR_HTIF3_Msk #define DMA_LISR_TEIF3_Pos (25U) #define DMA_LISR_TEIF3_Msk (0x1UL << DMA_LISR_TEIF3_Pos) /*!< 0x02000000 */ #define DMA_LISR_TEIF3 DMA_LISR_TEIF3_Msk #define DMA_LISR_DMEIF3_Pos (24U) #define DMA_LISR_DMEIF3_Msk (0x1UL << DMA_LISR_DMEIF3_Pos) /*!< 0x01000000 */ #define DMA_LISR_DMEIF3 DMA_LISR_DMEIF3_Msk #define DMA_LISR_FEIF3_Pos (22U) #define DMA_LISR_FEIF3_Msk (0x1UL << DMA_LISR_FEIF3_Pos) /*!< 0x00400000 */ #define DMA_LISR_FEIF3 DMA_LISR_FEIF3_Msk #define DMA_LISR_TCIF2_Pos (21U) #define DMA_LISR_TCIF2_Msk (0x1UL << DMA_LISR_TCIF2_Pos) /*!< 0x00200000 */ #define DMA_LISR_TCIF2 DMA_LISR_TCIF2_Msk #define DMA_LISR_HTIF2_Pos (20U) #define DMA_LISR_HTIF2_Msk (0x1UL << DMA_LISR_HTIF2_Pos) /*!< 0x00100000 */ #define DMA_LISR_HTIF2 DMA_LISR_HTIF2_Msk #define DMA_LISR_TEIF2_Pos (19U) #define DMA_LISR_TEIF2_Msk (0x1UL << DMA_LISR_TEIF2_Pos) /*!< 0x00080000 */ #define DMA_LISR_TEIF2 DMA_LISR_TEIF2_Msk #define DMA_LISR_DMEIF2_Pos (18U) #define DMA_LISR_DMEIF2_Msk (0x1UL << DMA_LISR_DMEIF2_Pos) /*!< 0x00040000 */ #define DMA_LISR_DMEIF2 DMA_LISR_DMEIF2_Msk #define DMA_LISR_FEIF2_Pos (16U) #define DMA_LISR_FEIF2_Msk (0x1UL << DMA_LISR_FEIF2_Pos) /*!< 0x00010000 */ #define DMA_LISR_FEIF2 DMA_LISR_FEIF2_Msk #define DMA_LISR_TCIF1_Pos (11U) #define DMA_LISR_TCIF1_Msk (0x1UL << DMA_LISR_TCIF1_Pos) /*!< 0x00000800 */ #define DMA_LISR_TCIF1 DMA_LISR_TCIF1_Msk #define DMA_LISR_HTIF1_Pos (10U) #define DMA_LISR_HTIF1_Msk (0x1UL << DMA_LISR_HTIF1_Pos) /*!< 0x00000400 */ #define DMA_LISR_HTIF1 DMA_LISR_HTIF1_Msk #define DMA_LISR_TEIF1_Pos (9U) #define DMA_LISR_TEIF1_Msk (0x1UL << DMA_LISR_TEIF1_Pos) /*!< 0x00000200 */ #define DMA_LISR_TEIF1 DMA_LISR_TEIF1_Msk #define DMA_LISR_DMEIF1_Pos (8U) #define DMA_LISR_DMEIF1_Msk (0x1UL << DMA_LISR_DMEIF1_Pos) /*!< 0x00000100 */ #define DMA_LISR_DMEIF1 DMA_LISR_DMEIF1_Msk #define DMA_LISR_FEIF1_Pos (6U) #define DMA_LISR_FEIF1_Msk (0x1UL << DMA_LISR_FEIF1_Pos) /*!< 0x00000040 */ #define DMA_LISR_FEIF1 DMA_LISR_FEIF1_Msk #define DMA_LISR_TCIF0_Pos (5U) #define DMA_LISR_TCIF0_Msk (0x1UL << DMA_LISR_TCIF0_Pos) /*!< 0x00000020 */ #define DMA_LISR_TCIF0 DMA_LISR_TCIF0_Msk #define DMA_LISR_HTIF0_Pos (4U) #define DMA_LISR_HTIF0_Msk (0x1UL << DMA_LISR_HTIF0_Pos) /*!< 0x00000010 */ #define DMA_LISR_HTIF0 DMA_LISR_HTIF0_Msk #define DMA_LISR_TEIF0_Pos (3U) #define DMA_LISR_TEIF0_Msk (0x1UL << DMA_LISR_TEIF0_Pos) /*!< 0x00000008 */ #define DMA_LISR_TEIF0 DMA_LISR_TEIF0_Msk #define DMA_LISR_DMEIF0_Pos (2U) #define DMA_LISR_DMEIF0_Msk (0x1UL << DMA_LISR_DMEIF0_Pos) /*!< 0x00000004 */ #define DMA_LISR_DMEIF0 DMA_LISR_DMEIF0_Msk #define DMA_LISR_FEIF0_Pos (0U) #define DMA_LISR_FEIF0_Msk (0x1UL << DMA_LISR_FEIF0_Pos) /*!< 0x00000001 */ #define DMA_LISR_FEIF0 DMA_LISR_FEIF0_Msk /******************** Bits definition for DMA_HISR register *****************/ #define DMA_HISR_TCIF7_Pos (27U) #define DMA_HISR_TCIF7_Msk (0x1UL << DMA_HISR_TCIF7_Pos) /*!< 0x08000000 */ #define DMA_HISR_TCIF7 DMA_HISR_TCIF7_Msk #define DMA_HISR_HTIF7_Pos (26U) #define DMA_HISR_HTIF7_Msk (0x1UL << DMA_HISR_HTIF7_Pos) /*!< 0x04000000 */ #define DMA_HISR_HTIF7 DMA_HISR_HTIF7_Msk #define DMA_HISR_TEIF7_Pos (25U) #define DMA_HISR_TEIF7_Msk (0x1UL << DMA_HISR_TEIF7_Pos) /*!< 0x02000000 */ #define DMA_HISR_TEIF7 DMA_HISR_TEIF7_Msk #define DMA_HISR_DMEIF7_Pos (24U) #define DMA_HISR_DMEIF7_Msk (0x1UL << DMA_HISR_DMEIF7_Pos) /*!< 0x01000000 */ #define DMA_HISR_DMEIF7 DMA_HISR_DMEIF7_Msk #define DMA_HISR_FEIF7_Pos (22U) #define DMA_HISR_FEIF7_Msk (0x1UL << DMA_HISR_FEIF7_Pos) /*!< 0x00400000 */ #define DMA_HISR_FEIF7 DMA_HISR_FEIF7_Msk #define DMA_HISR_TCIF6_Pos (21U) #define DMA_HISR_TCIF6_Msk (0x1UL << DMA_HISR_TCIF6_Pos) /*!< 0x00200000 */ #define DMA_HISR_TCIF6 DMA_HISR_TCIF6_Msk #define DMA_HISR_HTIF6_Pos (20U) #define DMA_HISR_HTIF6_Msk (0x1UL << DMA_HISR_HTIF6_Pos) /*!< 0x00100000 */ #define DMA_HISR_HTIF6 DMA_HISR_HTIF6_Msk #define DMA_HISR_TEIF6_Pos (19U) #define DMA_HISR_TEIF6_Msk (0x1UL << DMA_HISR_TEIF6_Pos) /*!< 0x00080000 */ #define DMA_HISR_TEIF6 DMA_HISR_TEIF6_Msk #define DMA_HISR_DMEIF6_Pos (18U) #define DMA_HISR_DMEIF6_Msk (0x1UL << DMA_HISR_DMEIF6_Pos) /*!< 0x00040000 */ #define DMA_HISR_DMEIF6 DMA_HISR_DMEIF6_Msk #define DMA_HISR_FEIF6_Pos (16U) #define DMA_HISR_FEIF6_Msk (0x1UL << DMA_HISR_FEIF6_Pos) /*!< 0x00010000 */ #define DMA_HISR_FEIF6 DMA_HISR_FEIF6_Msk #define DMA_HISR_TCIF5_Pos (11U) #define DMA_HISR_TCIF5_Msk (0x1UL << DMA_HISR_TCIF5_Pos) /*!< 0x00000800 */ #define DMA_HISR_TCIF5 DMA_HISR_TCIF5_Msk #define DMA_HISR_HTIF5_Pos (10U) #define DMA_HISR_HTIF5_Msk (0x1UL << DMA_HISR_HTIF5_Pos) /*!< 0x00000400 */ #define DMA_HISR_HTIF5 DMA_HISR_HTIF5_Msk #define DMA_HISR_TEIF5_Pos (9U) #define DMA_HISR_TEIF5_Msk (0x1UL << DMA_HISR_TEIF5_Pos) /*!< 0x00000200 */ #define DMA_HISR_TEIF5 DMA_HISR_TEIF5_Msk #define DMA_HISR_DMEIF5_Pos (8U) #define DMA_HISR_DMEIF5_Msk (0x1UL << DMA_HISR_DMEIF5_Pos) /*!< 0x00000100 */ #define DMA_HISR_DMEIF5 DMA_HISR_DMEIF5_Msk #define DMA_HISR_FEIF5_Pos (6U) #define DMA_HISR_FEIF5_Msk (0x1UL << DMA_HISR_FEIF5_Pos) /*!< 0x00000040 */ #define DMA_HISR_FEIF5 DMA_HISR_FEIF5_Msk #define DMA_HISR_TCIF4_Pos (5U) #define DMA_HISR_TCIF4_Msk (0x1UL << DMA_HISR_TCIF4_Pos) /*!< 0x00000020 */ #define DMA_HISR_TCIF4 DMA_HISR_TCIF4_Msk #define DMA_HISR_HTIF4_Pos (4U) #define DMA_HISR_HTIF4_Msk (0x1UL << DMA_HISR_HTIF4_Pos) /*!< 0x00000010 */ #define DMA_HISR_HTIF4 DMA_HISR_HTIF4_Msk #define DMA_HISR_TEIF4_Pos (3U) #define DMA_HISR_TEIF4_Msk (0x1UL << DMA_HISR_TEIF4_Pos) /*!< 0x00000008 */ #define DMA_HISR_TEIF4 DMA_HISR_TEIF4_Msk #define DMA_HISR_DMEIF4_Pos (2U) #define DMA_HISR_DMEIF4_Msk (0x1UL << DMA_HISR_DMEIF4_Pos) /*!< 0x00000004 */ #define DMA_HISR_DMEIF4 DMA_HISR_DMEIF4_Msk #define DMA_HISR_FEIF4_Pos (0U) #define DMA_HISR_FEIF4_Msk (0x1UL << DMA_HISR_FEIF4_Pos) /*!< 0x00000001 */ #define DMA_HISR_FEIF4 DMA_HISR_FEIF4_Msk /******************** Bits definition for DMA_LIFCR register ****************/ #define DMA_LIFCR_CTCIF3_Pos (27U) #define DMA_LIFCR_CTCIF3_Msk (0x1UL << DMA_LIFCR_CTCIF3_Pos) /*!< 0x08000000 */ #define DMA_LIFCR_CTCIF3 DMA_LIFCR_CTCIF3_Msk #define DMA_LIFCR_CHTIF3_Pos (26U) #define DMA_LIFCR_CHTIF3_Msk (0x1UL << DMA_LIFCR_CHTIF3_Pos) /*!< 0x04000000 */ #define DMA_LIFCR_CHTIF3 DMA_LIFCR_CHTIF3_Msk #define DMA_LIFCR_CTEIF3_Pos (25U) #define DMA_LIFCR_CTEIF3_Msk (0x1UL << DMA_LIFCR_CTEIF3_Pos) /*!< 0x02000000 */ #define DMA_LIFCR_CTEIF3 DMA_LIFCR_CTEIF3_Msk #define DMA_LIFCR_CDMEIF3_Pos (24U) #define DMA_LIFCR_CDMEIF3_Msk (0x1UL << DMA_LIFCR_CDMEIF3_Pos) /*!< 0x01000000 */ #define DMA_LIFCR_CDMEIF3 DMA_LIFCR_CDMEIF3_Msk #define DMA_LIFCR_CFEIF3_Pos (22U) #define DMA_LIFCR_CFEIF3_Msk (0x1UL << DMA_LIFCR_CFEIF3_Pos) /*!< 0x00400000 */ #define DMA_LIFCR_CFEIF3 DMA_LIFCR_CFEIF3_Msk #define DMA_LIFCR_CTCIF2_Pos (21U) #define DMA_LIFCR_CTCIF2_Msk (0x1UL << DMA_LIFCR_CTCIF2_Pos) /*!< 0x00200000 */ #define DMA_LIFCR_CTCIF2 DMA_LIFCR_CTCIF2_Msk #define DMA_LIFCR_CHTIF2_Pos (20U) #define DMA_LIFCR_CHTIF2_Msk (0x1UL << DMA_LIFCR_CHTIF2_Pos) /*!< 0x00100000 */ #define DMA_LIFCR_CHTIF2 DMA_LIFCR_CHTIF2_Msk #define DMA_LIFCR_CTEIF2_Pos (19U) #define DMA_LIFCR_CTEIF2_Msk (0x1UL << DMA_LIFCR_CTEIF2_Pos) /*!< 0x00080000 */ #define DMA_LIFCR_CTEIF2 DMA_LIFCR_CTEIF2_Msk #define DMA_LIFCR_CDMEIF2_Pos (18U) #define DMA_LIFCR_CDMEIF2_Msk (0x1UL << DMA_LIFCR_CDMEIF2_Pos) /*!< 0x00040000 */ #define DMA_LIFCR_CDMEIF2 DMA_LIFCR_CDMEIF2_Msk #define DMA_LIFCR_CFEIF2_Pos (16U) #define DMA_LIFCR_CFEIF2_Msk (0x1UL << DMA_LIFCR_CFEIF2_Pos) /*!< 0x00010000 */ #define DMA_LIFCR_CFEIF2 DMA_LIFCR_CFEIF2_Msk #define DMA_LIFCR_CTCIF1_Pos (11U) #define DMA_LIFCR_CTCIF1_Msk (0x1UL << DMA_LIFCR_CTCIF1_Pos) /*!< 0x00000800 */ #define DMA_LIFCR_CTCIF1 DMA_LIFCR_CTCIF1_Msk #define DMA_LIFCR_CHTIF1_Pos (10U) #define DMA_LIFCR_CHTIF1_Msk (0x1UL << DMA_LIFCR_CHTIF1_Pos) /*!< 0x00000400 */ #define DMA_LIFCR_CHTIF1 DMA_LIFCR_CHTIF1_Msk #define DMA_LIFCR_CTEIF1_Pos (9U) #define DMA_LIFCR_CTEIF1_Msk (0x1UL << DMA_LIFCR_CTEIF1_Pos) /*!< 0x00000200 */ #define DMA_LIFCR_CTEIF1 DMA_LIFCR_CTEIF1_Msk #define DMA_LIFCR_CDMEIF1_Pos (8U) #define DMA_LIFCR_CDMEIF1_Msk (0x1UL << DMA_LIFCR_CDMEIF1_Pos) /*!< 0x00000100 */ #define DMA_LIFCR_CDMEIF1 DMA_LIFCR_CDMEIF1_Msk #define DMA_LIFCR_CFEIF1_Pos (6U) #define DMA_LIFCR_CFEIF1_Msk (0x1UL << DMA_LIFCR_CFEIF1_Pos) /*!< 0x00000040 */ #define DMA_LIFCR_CFEIF1 DMA_LIFCR_CFEIF1_Msk #define DMA_LIFCR_CTCIF0_Pos (5U) #define DMA_LIFCR_CTCIF0_Msk (0x1UL << DMA_LIFCR_CTCIF0_Pos) /*!< 0x00000020 */ #define DMA_LIFCR_CTCIF0 DMA_LIFCR_CTCIF0_Msk #define DMA_LIFCR_CHTIF0_Pos (4U) #define DMA_LIFCR_CHTIF0_Msk (0x1UL << DMA_LIFCR_CHTIF0_Pos) /*!< 0x00000010 */ #define DMA_LIFCR_CHTIF0 DMA_LIFCR_CHTIF0_Msk #define DMA_LIFCR_CTEIF0_Pos (3U) #define DMA_LIFCR_CTEIF0_Msk (0x1UL << DMA_LIFCR_CTEIF0_Pos) /*!< 0x00000008 */ #define DMA_LIFCR_CTEIF0 DMA_LIFCR_CTEIF0_Msk #define DMA_LIFCR_CDMEIF0_Pos (2U) #define DMA_LIFCR_CDMEIF0_Msk (0x1UL << DMA_LIFCR_CDMEIF0_Pos) /*!< 0x00000004 */ #define DMA_LIFCR_CDMEIF0 DMA_LIFCR_CDMEIF0_Msk #define DMA_LIFCR_CFEIF0_Pos (0U) #define DMA_LIFCR_CFEIF0_Msk (0x1UL << DMA_LIFCR_CFEIF0_Pos) /*!< 0x00000001 */ #define DMA_LIFCR_CFEIF0 DMA_LIFCR_CFEIF0_Msk /******************** Bits definition for DMA_HIFCR register ****************/ #define DMA_HIFCR_CTCIF7_Pos (27U) #define DMA_HIFCR_CTCIF7_Msk (0x1UL << DMA_HIFCR_CTCIF7_Pos) /*!< 0x08000000 */ #define DMA_HIFCR_CTCIF7 DMA_HIFCR_CTCIF7_Msk #define DMA_HIFCR_CHTIF7_Pos (26U) #define DMA_HIFCR_CHTIF7_Msk (0x1UL << DMA_HIFCR_CHTIF7_Pos) /*!< 0x04000000 */ #define DMA_HIFCR_CHTIF7 DMA_HIFCR_CHTIF7_Msk #define DMA_HIFCR_CTEIF7_Pos (25U) #define DMA_HIFCR_CTEIF7_Msk (0x1UL << DMA_HIFCR_CTEIF7_Pos) /*!< 0x02000000 */ #define DMA_HIFCR_CTEIF7 DMA_HIFCR_CTEIF7_Msk #define DMA_HIFCR_CDMEIF7_Pos (24U) #define DMA_HIFCR_CDMEIF7_Msk (0x1UL << DMA_HIFCR_CDMEIF7_Pos) /*!< 0x01000000 */ #define DMA_HIFCR_CDMEIF7 DMA_HIFCR_CDMEIF7_Msk #define DMA_HIFCR_CFEIF7_Pos (22U) #define DMA_HIFCR_CFEIF7_Msk (0x1UL << DMA_HIFCR_CFEIF7_Pos) /*!< 0x00400000 */ #define DMA_HIFCR_CFEIF7 DMA_HIFCR_CFEIF7_Msk #define DMA_HIFCR_CTCIF6_Pos (21U) #define DMA_HIFCR_CTCIF6_Msk (0x1UL << DMA_HIFCR_CTCIF6_Pos) /*!< 0x00200000 */ #define DMA_HIFCR_CTCIF6 DMA_HIFCR_CTCIF6_Msk #define DMA_HIFCR_CHTIF6_Pos (20U) #define DMA_HIFCR_CHTIF6_Msk (0x1UL << DMA_HIFCR_CHTIF6_Pos) /*!< 0x00100000 */ #define DMA_HIFCR_CHTIF6 DMA_HIFCR_CHTIF6_Msk #define DMA_HIFCR_CTEIF6_Pos (19U) #define DMA_HIFCR_CTEIF6_Msk (0x1UL << DMA_HIFCR_CTEIF6_Pos) /*!< 0x00080000 */ #define DMA_HIFCR_CTEIF6 DMA_HIFCR_CTEIF6_Msk #define DMA_HIFCR_CDMEIF6_Pos (18U) #define DMA_HIFCR_CDMEIF6_Msk (0x1UL << DMA_HIFCR_CDMEIF6_Pos) /*!< 0x00040000 */ #define DMA_HIFCR_CDMEIF6 DMA_HIFCR_CDMEIF6_Msk #define DMA_HIFCR_CFEIF6_Pos (16U) #define DMA_HIFCR_CFEIF6_Msk (0x1UL << DMA_HIFCR_CFEIF6_Pos) /*!< 0x00010000 */ #define DMA_HIFCR_CFEIF6 DMA_HIFCR_CFEIF6_Msk #define DMA_HIFCR_CTCIF5_Pos (11U) #define DMA_HIFCR_CTCIF5_Msk (0x1UL << DMA_HIFCR_CTCIF5_Pos) /*!< 0x00000800 */ #define DMA_HIFCR_CTCIF5 DMA_HIFCR_CTCIF5_Msk #define DMA_HIFCR_CHTIF5_Pos (10U) #define DMA_HIFCR_CHTIF5_Msk (0x1UL << DMA_HIFCR_CHTIF5_Pos) /*!< 0x00000400 */ #define DMA_HIFCR_CHTIF5 DMA_HIFCR_CHTIF5_Msk #define DMA_HIFCR_CTEIF5_Pos (9U) #define DMA_HIFCR_CTEIF5_Msk (0x1UL << DMA_HIFCR_CTEIF5_Pos) /*!< 0x00000200 */ #define DMA_HIFCR_CTEIF5 DMA_HIFCR_CTEIF5_Msk #define DMA_HIFCR_CDMEIF5_Pos (8U) #define DMA_HIFCR_CDMEIF5_Msk (0x1UL << DMA_HIFCR_CDMEIF5_Pos) /*!< 0x00000100 */ #define DMA_HIFCR_CDMEIF5 DMA_HIFCR_CDMEIF5_Msk #define DMA_HIFCR_CFEIF5_Pos (6U) #define DMA_HIFCR_CFEIF5_Msk (0x1UL << DMA_HIFCR_CFEIF5_Pos) /*!< 0x00000040 */ #define DMA_HIFCR_CFEIF5 DMA_HIFCR_CFEIF5_Msk #define DMA_HIFCR_CTCIF4_Pos (5U) #define DMA_HIFCR_CTCIF4_Msk (0x1UL << DMA_HIFCR_CTCIF4_Pos) /*!< 0x00000020 */ #define DMA_HIFCR_CTCIF4 DMA_HIFCR_CTCIF4_Msk #define DMA_HIFCR_CHTIF4_Pos (4U) #define DMA_HIFCR_CHTIF4_Msk (0x1UL << DMA_HIFCR_CHTIF4_Pos) /*!< 0x00000010 */ #define DMA_HIFCR_CHTIF4 DMA_HIFCR_CHTIF4_Msk #define DMA_HIFCR_CTEIF4_Pos (3U) #define DMA_HIFCR_CTEIF4_Msk (0x1UL << DMA_HIFCR_CTEIF4_Pos) /*!< 0x00000008 */ #define DMA_HIFCR_CTEIF4 DMA_HIFCR_CTEIF4_Msk #define DMA_HIFCR_CDMEIF4_Pos (2U) #define DMA_HIFCR_CDMEIF4_Msk (0x1UL << DMA_HIFCR_CDMEIF4_Pos) /*!< 0x00000004 */ #define DMA_HIFCR_CDMEIF4 DMA_HIFCR_CDMEIF4_Msk #define DMA_HIFCR_CFEIF4_Pos (0U) #define DMA_HIFCR_CFEIF4_Msk (0x1UL << DMA_HIFCR_CFEIF4_Pos) /*!< 0x00000001 */ #define DMA_HIFCR_CFEIF4 DMA_HIFCR_CFEIF4_Msk /****************** Bit definition for DMA_SxPAR register ********************/ #define DMA_SxPAR_PA_Pos (0U) #define DMA_SxPAR_PA_Msk (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos) /*!< 0xFFFFFFFF */ #define DMA_SxPAR_PA DMA_SxPAR_PA_Msk /*!< Peripheral Address */ /****************** Bit definition for DMA_SxM0AR register ********************/ #define DMA_SxM0AR_M0A_Pos (0U) #define DMA_SxM0AR_M0A_Msk (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos) /*!< 0xFFFFFFFF */ #define DMA_SxM0AR_M0A DMA_SxM0AR_M0A_Msk /*!< Memory Address */ /****************** Bit definition for DMA_SxM1AR register ********************/ #define DMA_SxM1AR_M1A_Pos (0U) #define DMA_SxM1AR_M1A_Msk (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos) /*!< 0xFFFFFFFF */ #define DMA_SxM1AR_M1A DMA_SxM1AR_M1A_Msk /*!< Memory Address */ /******************************************************************************/ /* */ /* External Interrupt/Event Controller */ /* */ /******************************************************************************/ /******************* Bit definition for EXTI_IMR register *******************/ #define EXTI_IMR_MR0_Pos (0U) #define EXTI_IMR_MR0_Msk (0x1UL << EXTI_IMR_MR0_Pos) /*!< 0x00000001 */ #define EXTI_IMR_MR0 EXTI_IMR_MR0_Msk /*!< Interrupt Mask on line 0 */ #define EXTI_IMR_MR1_Pos (1U) #define EXTI_IMR_MR1_Msk (0x1UL << EXTI_IMR_MR1_Pos) /*!< 0x00000002 */ #define EXTI_IMR_MR1 EXTI_IMR_MR1_Msk /*!< Interrupt Mask on line 1 */ #define EXTI_IMR_MR2_Pos (2U) #define EXTI_IMR_MR2_Msk (0x1UL << EXTI_IMR_MR2_Pos) /*!< 0x00000004 */ #define EXTI_IMR_MR2 EXTI_IMR_MR2_Msk /*!< Interrupt Mask on line 2 */ #define EXTI_IMR_MR3_Pos (3U) #define EXTI_IMR_MR3_Msk (0x1UL << EXTI_IMR_MR3_Pos) /*!< 0x00000008 */ #define EXTI_IMR_MR3 EXTI_IMR_MR3_Msk /*!< Interrupt Mask on line 3 */ #define EXTI_IMR_MR4_Pos (4U) #define EXTI_IMR_MR4_Msk (0x1UL << EXTI_IMR_MR4_Pos) /*!< 0x00000010 */ #define EXTI_IMR_MR4 EXTI_IMR_MR4_Msk /*!< Interrupt Mask on line 4 */ #define EXTI_IMR_MR5_Pos (5U) #define EXTI_IMR_MR5_Msk (0x1UL << EXTI_IMR_MR5_Pos) /*!< 0x00000020 */ #define EXTI_IMR_MR5 EXTI_IMR_MR5_Msk /*!< Interrupt Mask on line 5 */ #define EXTI_IMR_MR6_Pos (6U) #define EXTI_IMR_MR6_Msk (0x1UL << EXTI_IMR_MR6_Pos) /*!< 0x00000040 */ #define EXTI_IMR_MR6 EXTI_IMR_MR6_Msk /*!< Interrupt Mask on line 6 */ #define EXTI_IMR_MR7_Pos (7U) #define EXTI_IMR_MR7_Msk (0x1UL << EXTI_IMR_MR7_Pos) /*!< 0x00000080 */ #define EXTI_IMR_MR7 EXTI_IMR_MR7_Msk /*!< Interrupt Mask on line 7 */ #define EXTI_IMR_MR8_Pos (8U) #define EXTI_IMR_MR8_Msk (0x1UL << EXTI_IMR_MR8_Pos) /*!< 0x00000100 */ #define EXTI_IMR_MR8 EXTI_IMR_MR8_Msk /*!< Interrupt Mask on line 8 */ #define EXTI_IMR_MR9_Pos (9U) #define EXTI_IMR_MR9_Msk (0x1UL << EXTI_IMR_MR9_Pos) /*!< 0x00000200 */ #define EXTI_IMR_MR9 EXTI_IMR_MR9_Msk /*!< Interrupt Mask on line 9 */ #define EXTI_IMR_MR10_Pos (10U) #define EXTI_IMR_MR10_Msk (0x1UL << EXTI_IMR_MR10_Pos) /*!< 0x00000400 */ #define EXTI_IMR_MR10 EXTI_IMR_MR10_Msk /*!< Interrupt Mask on line 10 */ #define EXTI_IMR_MR11_Pos (11U) #define EXTI_IMR_MR11_Msk (0x1UL << EXTI_IMR_MR11_Pos) /*!< 0x00000800 */ #define EXTI_IMR_MR11 EXTI_IMR_MR11_Msk /*!< Interrupt Mask on line 11 */ #define EXTI_IMR_MR12_Pos (12U) #define EXTI_IMR_MR12_Msk (0x1UL << EXTI_IMR_MR12_Pos) /*!< 0x00001000 */ #define EXTI_IMR_MR12 EXTI_IMR_MR12_Msk /*!< Interrupt Mask on line 12 */ #define EXTI_IMR_MR13_Pos (13U) #define EXTI_IMR_MR13_Msk (0x1UL << EXTI_IMR_MR13_Pos) /*!< 0x00002000 */ #define EXTI_IMR_MR13 EXTI_IMR_MR13_Msk /*!< Interrupt Mask on line 13 */ #define EXTI_IMR_MR14_Pos (14U) #define EXTI_IMR_MR14_Msk (0x1UL << EXTI_IMR_MR14_Pos) /*!< 0x00004000 */ #define EXTI_IMR_MR14 EXTI_IMR_MR14_Msk /*!< Interrupt Mask on line 14 */ #define EXTI_IMR_MR15_Pos (15U) #define EXTI_IMR_MR15_Msk (0x1UL << EXTI_IMR_MR15_Pos) /*!< 0x00008000 */ #define EXTI_IMR_MR15 EXTI_IMR_MR15_Msk /*!< Interrupt Mask on line 15 */ #define EXTI_IMR_MR16_Pos (16U) #define EXTI_IMR_MR16_Msk (0x1UL << EXTI_IMR_MR16_Pos) /*!< 0x00010000 */ #define EXTI_IMR_MR16 EXTI_IMR_MR16_Msk /*!< Interrupt Mask on line 16 */ #define EXTI_IMR_MR17_Pos (17U) #define EXTI_IMR_MR17_Msk (0x1UL << EXTI_IMR_MR17_Pos) /*!< 0x00020000 */ #define EXTI_IMR_MR17 EXTI_IMR_MR17_Msk /*!< Interrupt Mask on line 17 */ #define EXTI_IMR_MR18_Pos (18U) #define EXTI_IMR_MR18_Msk (0x1UL << EXTI_IMR_MR18_Pos) /*!< 0x00040000 */ #define EXTI_IMR_MR18 EXTI_IMR_MR18_Msk /*!< Interrupt Mask on line 18 */ #define EXTI_IMR_MR19_Pos (19U) #define EXTI_IMR_MR19_Msk (0x1UL << EXTI_IMR_MR19_Pos) /*!< 0x00080000 */ #define EXTI_IMR_MR19 EXTI_IMR_MR19_Msk /*!< Interrupt Mask on line 19 */ #define EXTI_IMR_MR20_Pos (20U) #define EXTI_IMR_MR20_Msk (0x1UL << EXTI_IMR_MR20_Pos) /*!< 0x00100000 */ #define EXTI_IMR_MR20 EXTI_IMR_MR20_Msk /*!< Interrupt Mask on line 20 */ #define EXTI_IMR_MR21_Pos (21U) #define EXTI_IMR_MR21_Msk (0x1UL << EXTI_IMR_MR21_Pos) /*!< 0x00200000 */ #define EXTI_IMR_MR21 EXTI_IMR_MR21_Msk /*!< Interrupt Mask on line 21 */ #define EXTI_IMR_MR22_Pos (22U) #define EXTI_IMR_MR22_Msk (0x1UL << EXTI_IMR_MR22_Pos) /*!< 0x00400000 */ #define EXTI_IMR_MR22 EXTI_IMR_MR22_Msk /*!< Interrupt Mask on line 22 */ /* Reference Defines */ #define EXTI_IMR_IM0 EXTI_IMR_MR0 #define EXTI_IMR_IM1 EXTI_IMR_MR1 #define EXTI_IMR_IM2 EXTI_IMR_MR2 #define EXTI_IMR_IM3 EXTI_IMR_MR3 #define EXTI_IMR_IM4 EXTI_IMR_MR4 #define EXTI_IMR_IM5 EXTI_IMR_MR5 #define EXTI_IMR_IM6 EXTI_IMR_MR6 #define EXTI_IMR_IM7 EXTI_IMR_MR7 #define EXTI_IMR_IM8 EXTI_IMR_MR8 #define EXTI_IMR_IM9 EXTI_IMR_MR9 #define EXTI_IMR_IM10 EXTI_IMR_MR10 #define EXTI_IMR_IM11 EXTI_IMR_MR11 #define EXTI_IMR_IM12 EXTI_IMR_MR12 #define EXTI_IMR_IM13 EXTI_IMR_MR13 #define EXTI_IMR_IM14 EXTI_IMR_MR14 #define EXTI_IMR_IM15 EXTI_IMR_MR15 #define EXTI_IMR_IM16 EXTI_IMR_MR16 #define EXTI_IMR_IM17 EXTI_IMR_MR17 #define EXTI_IMR_IM18 EXTI_IMR_MR18 #define EXTI_IMR_IM19 EXTI_IMR_MR19 #define EXTI_IMR_IM20 EXTI_IMR_MR20 #define EXTI_IMR_IM21 EXTI_IMR_MR21 #define EXTI_IMR_IM22 EXTI_IMR_MR22 #define EXTI_IMR_IM_Pos (0U) #define EXTI_IMR_IM_Msk (0x7FFFFFUL << EXTI_IMR_IM_Pos) /*!< 0x007FFFFF */ #define EXTI_IMR_IM EXTI_IMR_IM_Msk /*!< Interrupt Mask All */ /******************* Bit definition for EXTI_EMR register *******************/ #define EXTI_EMR_MR0_Pos (0U) #define EXTI_EMR_MR0_Msk (0x1UL << EXTI_EMR_MR0_Pos) /*!< 0x00000001 */ #define EXTI_EMR_MR0 EXTI_EMR_MR0_Msk /*!< Event Mask on line 0 */ #define EXTI_EMR_MR1_Pos (1U) #define EXTI_EMR_MR1_Msk (0x1UL << EXTI_EMR_MR1_Pos) /*!< 0x00000002 */ #define EXTI_EMR_MR1 EXTI_EMR_MR1_Msk /*!< Event Mask on line 1 */ #define EXTI_EMR_MR2_Pos (2U) #define EXTI_EMR_MR2_Msk (0x1UL << EXTI_EMR_MR2_Pos) /*!< 0x00000004 */ #define EXTI_EMR_MR2 EXTI_EMR_MR2_Msk /*!< Event Mask on line 2 */ #define EXTI_EMR_MR3_Pos (3U) #define EXTI_EMR_MR3_Msk (0x1UL << EXTI_EMR_MR3_Pos) /*!< 0x00000008 */ #define EXTI_EMR_MR3 EXTI_EMR_MR3_Msk /*!< Event Mask on line 3 */ #define EXTI_EMR_MR4_Pos (4U) #define EXTI_EMR_MR4_Msk (0x1UL << EXTI_EMR_MR4_Pos) /*!< 0x00000010 */ #define EXTI_EMR_MR4 EXTI_EMR_MR4_Msk /*!< Event Mask on line 4 */ #define EXTI_EMR_MR5_Pos (5U) #define EXTI_EMR_MR5_Msk (0x1UL << EXTI_EMR_MR5_Pos) /*!< 0x00000020 */ #define EXTI_EMR_MR5 EXTI_EMR_MR5_Msk /*!< Event Mask on line 5 */ #define EXTI_EMR_MR6_Pos (6U) #define EXTI_EMR_MR6_Msk (0x1UL << EXTI_EMR_MR6_Pos) /*!< 0x00000040 */ #define EXTI_EMR_MR6 EXTI_EMR_MR6_Msk /*!< Event Mask on line 6 */ #define EXTI_EMR_MR7_Pos (7U) #define EXTI_EMR_MR7_Msk (0x1UL << EXTI_EMR_MR7_Pos) /*!< 0x00000080 */ #define EXTI_EMR_MR7 EXTI_EMR_MR7_Msk /*!< Event Mask on line 7 */ #define EXTI_EMR_MR8_Pos (8U) #define EXTI_EMR_MR8_Msk (0x1UL << EXTI_EMR_MR8_Pos) /*!< 0x00000100 */ #define EXTI_EMR_MR8 EXTI_EMR_MR8_Msk /*!< Event Mask on line 8 */ #define EXTI_EMR_MR9_Pos (9U) #define EXTI_EMR_MR9_Msk (0x1UL << EXTI_EMR_MR9_Pos) /*!< 0x00000200 */ #define EXTI_EMR_MR9 EXTI_EMR_MR9_Msk /*!< Event Mask on line 9 */ #define EXTI_EMR_MR10_Pos (10U) #define EXTI_EMR_MR10_Msk (0x1UL << EXTI_EMR_MR10_Pos) /*!< 0x00000400 */ #define EXTI_EMR_MR10 EXTI_EMR_MR10_Msk /*!< Event Mask on line 10 */ #define EXTI_EMR_MR11_Pos (11U) #define EXTI_EMR_MR11_Msk (0x1UL << EXTI_EMR_MR11_Pos) /*!< 0x00000800 */ #define EXTI_EMR_MR11 EXTI_EMR_MR11_Msk /*!< Event Mask on line 11 */ #define EXTI_EMR_MR12_Pos (12U) #define EXTI_EMR_MR12_Msk (0x1UL << EXTI_EMR_MR12_Pos) /*!< 0x00001000 */ #define EXTI_EMR_MR12 EXTI_EMR_MR12_Msk /*!< Event Mask on line 12 */ #define EXTI_EMR_MR13_Pos (13U) #define EXTI_EMR_MR13_Msk (0x1UL << EXTI_EMR_MR13_Pos) /*!< 0x00002000 */ #define EXTI_EMR_MR13 EXTI_EMR_MR13_Msk /*!< Event Mask on line 13 */ #define EXTI_EMR_MR14_Pos (14U) #define EXTI_EMR_MR14_Msk (0x1UL << EXTI_EMR_MR14_Pos) /*!< 0x00004000 */ #define EXTI_EMR_MR14 EXTI_EMR_MR14_Msk /*!< Event Mask on line 14 */ #define EXTI_EMR_MR15_Pos (15U) #define EXTI_EMR_MR15_Msk (0x1UL << EXTI_EMR_MR15_Pos) /*!< 0x00008000 */ #define EXTI_EMR_MR15 EXTI_EMR_MR15_Msk /*!< Event Mask on line 15 */ #define EXTI_EMR_MR16_Pos (16U) #define EXTI_EMR_MR16_Msk (0x1UL << EXTI_EMR_MR16_Pos) /*!< 0x00010000 */ #define EXTI_EMR_MR16 EXTI_EMR_MR16_Msk /*!< Event Mask on line 16 */ #define EXTI_EMR_MR17_Pos (17U) #define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos) /*!< 0x00020000 */ #define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk /*!< Event Mask on line 17 */ #define EXTI_EMR_MR18_Pos (18U) #define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos) /*!< 0x00040000 */ #define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk /*!< Event Mask on line 18 */ #define EXTI_EMR_MR19_Pos (19U) #define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos) /*!< 0x00080000 */ #define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk /*!< Event Mask on line 19 */ #define EXTI_EMR_MR20_Pos (20U) #define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos) /*!< 0x00100000 */ #define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk /*!< Event Mask on line 20 */ #define EXTI_EMR_MR21_Pos (21U) #define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos) /*!< 0x00200000 */ #define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk /*!< Event Mask on line 21 */ #define EXTI_EMR_MR22_Pos (22U) #define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos) /*!< 0x00400000 */ #define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk /*!< Event Mask on line 22 */ /* Reference Defines */ #define EXTI_EMR_EM0 EXTI_EMR_MR0 #define EXTI_EMR_EM1 EXTI_EMR_MR1 #define EXTI_EMR_EM2 EXTI_EMR_MR2 #define EXTI_EMR_EM3 EXTI_EMR_MR3 #define EXTI_EMR_EM4 EXTI_EMR_MR4 #define EXTI_EMR_EM5 EXTI_EMR_MR5 #define EXTI_EMR_EM6 EXTI_EMR_MR6 #define EXTI_EMR_EM7 EXTI_EMR_MR7 #define EXTI_EMR_EM8 EXTI_EMR_MR8 #define EXTI_EMR_EM9 EXTI_EMR_MR9 #define EXTI_EMR_EM10 EXTI_EMR_MR10 #define EXTI_EMR_EM11 EXTI_EMR_MR11 #define EXTI_EMR_EM12 EXTI_EMR_MR12 #define EXTI_EMR_EM13 EXTI_EMR_MR13 #define EXTI_EMR_EM14 EXTI_EMR_MR14 #define EXTI_EMR_EM15 EXTI_EMR_MR15 #define EXTI_EMR_EM16 EXTI_EMR_MR16 #define EXTI_EMR_EM17 EXTI_EMR_MR17 #define EXTI_EMR_EM18 EXTI_EMR_MR18 #define EXTI_EMR_EM19 EXTI_EMR_MR19 #define EXTI_EMR_EM20 EXTI_EMR_MR20 #define EXTI_EMR_EM21 EXTI_EMR_MR21 #define EXTI_EMR_EM22 EXTI_EMR_MR22 /****************** Bit definition for EXTI_RTSR register *******************/ #define EXTI_RTSR_TR0_Pos (0U) #define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos) /*!< 0x00000001 */ #define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk /*!< Rising trigger event configuration bit of line 0 */ #define EXTI_RTSR_TR1_Pos (1U) #define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos) /*!< 0x00000002 */ #define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk /*!< Rising trigger event configuration bit of line 1 */ #define EXTI_RTSR_TR2_Pos (2U) #define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos) /*!< 0x00000004 */ #define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk /*!< Rising trigger event configuration bit of line 2 */ #define EXTI_RTSR_TR3_Pos (3U) #define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos) /*!< 0x00000008 */ #define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk /*!< Rising trigger event configuration bit of line 3 */ #define EXTI_RTSR_TR4_Pos (4U) #define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos) /*!< 0x00000010 */ #define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk /*!< Rising trigger event configuration bit of line 4 */ #define EXTI_RTSR_TR5_Pos (5U) #define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos) /*!< 0x00000020 */ #define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk /*!< Rising trigger event configuration bit of line 5 */ #define EXTI_RTSR_TR6_Pos (6U) #define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos) /*!< 0x00000040 */ #define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk /*!< Rising trigger event configuration bit of line 6 */ #define EXTI_RTSR_TR7_Pos (7U) #define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos) /*!< 0x00000080 */ #define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk /*!< Rising trigger event configuration bit of line 7 */ #define EXTI_RTSR_TR8_Pos (8U) #define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos) /*!< 0x00000100 */ #define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk /*!< Rising trigger event configuration bit of line 8 */ #define EXTI_RTSR_TR9_Pos (9U) #define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos) /*!< 0x00000200 */ #define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk /*!< Rising trigger event configuration bit of line 9 */ #define EXTI_RTSR_TR10_Pos (10U) #define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos) /*!< 0x00000400 */ #define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk /*!< Rising trigger event configuration bit of line 10 */ #define EXTI_RTSR_TR11_Pos (11U) #define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos) /*!< 0x00000800 */ #define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk /*!< Rising trigger event configuration bit of line 11 */ #define EXTI_RTSR_TR12_Pos (12U) #define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos) /*!< 0x00001000 */ #define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk /*!< Rising trigger event configuration bit of line 12 */ #define EXTI_RTSR_TR13_Pos (13U) #define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos) /*!< 0x00002000 */ #define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk /*!< Rising trigger event configuration bit of line 13 */ #define EXTI_RTSR_TR14_Pos (14U) #define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos) /*!< 0x00004000 */ #define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk /*!< Rising trigger event configuration bit of line 14 */ #define EXTI_RTSR_TR15_Pos (15U) #define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos) /*!< 0x00008000 */ #define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk /*!< Rising trigger event configuration bit of line 15 */ #define EXTI_RTSR_TR16_Pos (16U) #define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos) /*!< 0x00010000 */ #define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk /*!< Rising trigger event configuration bit of line 16 */ #define EXTI_RTSR_TR17_Pos (17U) #define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos) /*!< 0x00020000 */ #define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk /*!< Rising trigger event configuration bit of line 17 */ #define EXTI_RTSR_TR18_Pos (18U) #define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos) /*!< 0x00040000 */ #define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk /*!< Rising trigger event configuration bit of line 18 */ #define EXTI_RTSR_TR19_Pos (19U) #define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos) /*!< 0x00080000 */ #define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk /*!< Rising trigger event configuration bit of line 19 */ #define EXTI_RTSR_TR20_Pos (20U) #define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos) /*!< 0x00100000 */ #define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk /*!< Rising trigger event configuration bit of line 20 */ #define EXTI_RTSR_TR21_Pos (21U) #define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos) /*!< 0x00200000 */ #define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk /*!< Rising trigger event configuration bit of line 21 */ #define EXTI_RTSR_TR22_Pos (22U) #define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos) /*!< 0x00400000 */ #define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk /*!< Rising trigger event configuration bit of line 22 */ /****************** Bit definition for EXTI_FTSR register *******************/ #define EXTI_FTSR_TR0_Pos (0U) #define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos) /*!< 0x00000001 */ #define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk /*!< Falling trigger event configuration bit of line 0 */ #define EXTI_FTSR_TR1_Pos (1U) #define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos) /*!< 0x00000002 */ #define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk /*!< Falling trigger event configuration bit of line 1 */ #define EXTI_FTSR_TR2_Pos (2U) #define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos) /*!< 0x00000004 */ #define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk /*!< Falling trigger event configuration bit of line 2 */ #define EXTI_FTSR_TR3_Pos (3U) #define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos) /*!< 0x00000008 */ #define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk /*!< Falling trigger event configuration bit of line 3 */ #define EXTI_FTSR_TR4_Pos (4U) #define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos) /*!< 0x00000010 */ #define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk /*!< Falling trigger event configuration bit of line 4 */ #define EXTI_FTSR_TR5_Pos (5U) #define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos) /*!< 0x00000020 */ #define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk /*!< Falling trigger event configuration bit of line 5 */ #define EXTI_FTSR_TR6_Pos (6U) #define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos) /*!< 0x00000040 */ #define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk /*!< Falling trigger event configuration bit of line 6 */ #define EXTI_FTSR_TR7_Pos (7U) #define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos) /*!< 0x00000080 */ #define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk /*!< Falling trigger event configuration bit of line 7 */ #define EXTI_FTSR_TR8_Pos (8U) #define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos) /*!< 0x00000100 */ #define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk /*!< Falling trigger event configuration bit of line 8 */ #define EXTI_FTSR_TR9_Pos (9U) #define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos) /*!< 0x00000200 */ #define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk /*!< Falling trigger event configuration bit of line 9 */ #define EXTI_FTSR_TR10_Pos (10U) #define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos) /*!< 0x00000400 */ #define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk /*!< Falling trigger event configuration bit of line 10 */ #define EXTI_FTSR_TR11_Pos (11U) #define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos) /*!< 0x00000800 */ #define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk /*!< Falling trigger event configuration bit of line 11 */ #define EXTI_FTSR_TR12_Pos (12U) #define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos) /*!< 0x00001000 */ #define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk /*!< Falling trigger event configuration bit of line 12 */ #define EXTI_FTSR_TR13_Pos (13U) #define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos) /*!< 0x00002000 */ #define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk /*!< Falling trigger event configuration bit of line 13 */ #define EXTI_FTSR_TR14_Pos (14U) #define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos) /*!< 0x00004000 */ #define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk /*!< Falling trigger event configuration bit of line 14 */ #define EXTI_FTSR_TR15_Pos (15U) #define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos) /*!< 0x00008000 */ #define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk /*!< Falling trigger event configuration bit of line 15 */ #define EXTI_FTSR_TR16_Pos (16U) #define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos) /*!< 0x00010000 */ #define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk /*!< Falling trigger event configuration bit of line 16 */ #define EXTI_FTSR_TR17_Pos (17U) #define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos) /*!< 0x00020000 */ #define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk /*!< Falling trigger event configuration bit of line 17 */ #define EXTI_FTSR_TR18_Pos (18U) #define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos) /*!< 0x00040000 */ #define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk /*!< Falling trigger event configuration bit of line 18 */ #define EXTI_FTSR_TR19_Pos (19U) #define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos) /*!< 0x00080000 */ #define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk /*!< Falling trigger event configuration bit of line 19 */ #define EXTI_FTSR_TR20_Pos (20U) #define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos) /*!< 0x00100000 */ #define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk /*!< Falling trigger event configuration bit of line 20 */ #define EXTI_FTSR_TR21_Pos (21U) #define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos) /*!< 0x00200000 */ #define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk /*!< Falling trigger event configuration bit of line 21 */ #define EXTI_FTSR_TR22_Pos (22U) #define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos) /*!< 0x00400000 */ #define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk /*!< Falling trigger event configuration bit of line 22 */ /****************** Bit definition for EXTI_SWIER register ******************/ #define EXTI_SWIER_SWIER0_Pos (0U) #define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos) /*!< 0x00000001 */ #define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk /*!< Software Interrupt on line 0 */ #define EXTI_SWIER_SWIER1_Pos (1U) #define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos) /*!< 0x00000002 */ #define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk /*!< Software Interrupt on line 1 */ #define EXTI_SWIER_SWIER2_Pos (2U) #define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos) /*!< 0x00000004 */ #define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk /*!< Software Interrupt on line 2 */ #define EXTI_SWIER_SWIER3_Pos (3U) #define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos) /*!< 0x00000008 */ #define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk /*!< Software Interrupt on line 3 */ #define EXTI_SWIER_SWIER4_Pos (4U) #define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos) /*!< 0x00000010 */ #define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk /*!< Software Interrupt on line 4 */ #define EXTI_SWIER_SWIER5_Pos (5U) #define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos) /*!< 0x00000020 */ #define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk /*!< Software Interrupt on line 5 */ #define EXTI_SWIER_SWIER6_Pos (6U) #define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos) /*!< 0x00000040 */ #define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk /*!< Software Interrupt on line 6 */ #define EXTI_SWIER_SWIER7_Pos (7U) #define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos) /*!< 0x00000080 */ #define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk /*!< Software Interrupt on line 7 */ #define EXTI_SWIER_SWIER8_Pos (8U) #define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos) /*!< 0x00000100 */ #define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk /*!< Software Interrupt on line 8 */ #define EXTI_SWIER_SWIER9_Pos (9U) #define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos) /*!< 0x00000200 */ #define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk /*!< Software Interrupt on line 9 */ #define EXTI_SWIER_SWIER10_Pos (10U) #define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos) /*!< 0x00000400 */ #define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk /*!< Software Interrupt on line 10 */ #define EXTI_SWIER_SWIER11_Pos (11U) #define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos) /*!< 0x00000800 */ #define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk /*!< Software Interrupt on line 11 */ #define EXTI_SWIER_SWIER12_Pos (12U) #define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos) /*!< 0x00001000 */ #define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk /*!< Software Interrupt on line 12 */ #define EXTI_SWIER_SWIER13_Pos (13U) #define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos) /*!< 0x00002000 */ #define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk /*!< Software Interrupt on line 13 */ #define EXTI_SWIER_SWIER14_Pos (14U) #define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos) /*!< 0x00004000 */ #define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk /*!< Software Interrupt on line 14 */ #define EXTI_SWIER_SWIER15_Pos (15U) #define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos) /*!< 0x00008000 */ #define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk /*!< Software Interrupt on line 15 */ #define EXTI_SWIER_SWIER16_Pos (16U) #define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos) /*!< 0x00010000 */ #define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk /*!< Software Interrupt on line 16 */ #define EXTI_SWIER_SWIER17_Pos (17U) #define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos) /*!< 0x00020000 */ #define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk /*!< Software Interrupt on line 17 */ #define EXTI_SWIER_SWIER18_Pos (18U) #define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos) /*!< 0x00040000 */ #define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk /*!< Software Interrupt on line 18 */ #define EXTI_SWIER_SWIER19_Pos (19U) #define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos) /*!< 0x00080000 */ #define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk /*!< Software Interrupt on line 19 */ #define EXTI_SWIER_SWIER20_Pos (20U) #define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos) /*!< 0x00100000 */ #define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk /*!< Software Interrupt on line 20 */ #define EXTI_SWIER_SWIER21_Pos (21U) #define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos) /*!< 0x00200000 */ #define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk /*!< Software Interrupt on line 21 */ #define EXTI_SWIER_SWIER22_Pos (22U) #define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos) /*!< 0x00400000 */ #define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk /*!< Software Interrupt on line 22 */ /******************* Bit definition for EXTI_PR register ********************/ #define EXTI_PR_PR0_Pos (0U) #define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos) /*!< 0x00000001 */ #define EXTI_PR_PR0 EXTI_PR_PR0_Msk /*!< Pending bit for line 0 */ #define EXTI_PR_PR1_Pos (1U) #define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos) /*!< 0x00000002 */ #define EXTI_PR_PR1 EXTI_PR_PR1_Msk /*!< Pending bit for line 1 */ #define EXTI_PR_PR2_Pos (2U) #define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos) /*!< 0x00000004 */ #define EXTI_PR_PR2 EXTI_PR_PR2_Msk /*!< Pending bit for line 2 */ #define EXTI_PR_PR3_Pos (3U) #define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos) /*!< 0x00000008 */ #define EXTI_PR_PR3 EXTI_PR_PR3_Msk /*!< Pending bit for line 3 */ #define EXTI_PR_PR4_Pos (4U) #define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos) /*!< 0x00000010 */ #define EXTI_PR_PR4 EXTI_PR_PR4_Msk /*!< Pending bit for line 4 */ #define EXTI_PR_PR5_Pos (5U) #define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos) /*!< 0x00000020 */ #define EXTI_PR_PR5 EXTI_PR_PR5_Msk /*!< Pending bit for line 5 */ #define EXTI_PR_PR6_Pos (6U) #define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos) /*!< 0x00000040 */ #define EXTI_PR_PR6 EXTI_PR_PR6_Msk /*!< Pending bit for line 6 */ #define EXTI_PR_PR7_Pos (7U) #define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos) /*!< 0x00000080 */ #define EXTI_PR_PR7 EXTI_PR_PR7_Msk /*!< Pending bit for line 7 */ #define EXTI_PR_PR8_Pos (8U) #define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos) /*!< 0x00000100 */ #define EXTI_PR_PR8 EXTI_PR_PR8_Msk /*!< Pending bit for line 8 */ #define EXTI_PR_PR9_Pos (9U) #define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos) /*!< 0x00000200 */ #define EXTI_PR_PR9 EXTI_PR_PR9_Msk /*!< Pending bit for line 9 */ #define EXTI_PR_PR10_Pos (10U) #define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos) /*!< 0x00000400 */ #define EXTI_PR_PR10 EXTI_PR_PR10_Msk /*!< Pending bit for line 10 */ #define EXTI_PR_PR11_Pos (11U) #define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos) /*!< 0x00000800 */ #define EXTI_PR_PR11 EXTI_PR_PR11_Msk /*!< Pending bit for line 11 */ #define EXTI_PR_PR12_Pos (12U) #define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos) /*!< 0x00001000 */ #define EXTI_PR_PR12 EXTI_PR_PR12_Msk /*!< Pending bit for line 12 */ #define EXTI_PR_PR13_Pos (13U) #define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos) /*!< 0x00002000 */ #define EXTI_PR_PR13 EXTI_PR_PR13_Msk /*!< Pending bit for line 13 */ #define EXTI_PR_PR14_Pos (14U) #define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos) /*!< 0x00004000 */ #define EXTI_PR_PR14 EXTI_PR_PR14_Msk /*!< Pending bit for line 14 */ #define EXTI_PR_PR15_Pos (15U) #define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos) /*!< 0x00008000 */ #define EXTI_PR_PR15 EXTI_PR_PR15_Msk /*!< Pending bit for line 15 */ #define EXTI_PR_PR16_Pos (16U) #define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos) /*!< 0x00010000 */ #define EXTI_PR_PR16 EXTI_PR_PR16_Msk /*!< Pending bit for line 16 */ #define EXTI_PR_PR17_Pos (17U) #define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos) /*!< 0x00020000 */ #define EXTI_PR_PR17 EXTI_PR_PR17_Msk /*!< Pending bit for line 17 */ #define EXTI_PR_PR18_Pos (18U) #define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos) /*!< 0x00040000 */ #define EXTI_PR_PR18 EXTI_PR_PR18_Msk /*!< Pending bit for line 18 */ #define EXTI_PR_PR19_Pos (19U) #define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos) /*!< 0x00080000 */ #define EXTI_PR_PR19 EXTI_PR_PR19_Msk /*!< Pending bit for line 19 */ #define EXTI_PR_PR20_Pos (20U) #define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos) /*!< 0x00100000 */ #define EXTI_PR_PR20 EXTI_PR_PR20_Msk /*!< Pending bit for line 20 */ #define EXTI_PR_PR21_Pos (21U) #define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos) /*!< 0x00200000 */ #define EXTI_PR_PR21 EXTI_PR_PR21_Msk /*!< Pending bit for line 21 */ #define EXTI_PR_PR22_Pos (22U) #define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos) /*!< 0x00400000 */ #define EXTI_PR_PR22 EXTI_PR_PR22_Msk /*!< Pending bit for line 22 */ /******************************************************************************/ /* */ /* FLASH */ /* */ /******************************************************************************/ /******************* Bits definition for FLASH_ACR register *****************/ #define FLASH_ACR_LATENCY_Pos (0U) #define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos) /*!< 0x0000000F */ #define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk #define FLASH_ACR_LATENCY_0WS 0x00000000U #define FLASH_ACR_LATENCY_1WS 0x00000001U #define FLASH_ACR_LATENCY_2WS 0x00000002U #define FLASH_ACR_LATENCY_3WS 0x00000003U #define FLASH_ACR_LATENCY_4WS 0x00000004U #define FLASH_ACR_LATENCY_5WS 0x00000005U #define FLASH_ACR_LATENCY_6WS 0x00000006U #define FLASH_ACR_LATENCY_7WS 0x00000007U #define FLASH_ACR_LATENCY_8WS 0x00000008U #define FLASH_ACR_LATENCY_9WS 0x00000009U #define FLASH_ACR_LATENCY_10WS 0x0000000AU #define FLASH_ACR_LATENCY_11WS 0x0000000BU #define FLASH_ACR_LATENCY_12WS 0x0000000CU #define FLASH_ACR_LATENCY_13WS 0x0000000DU #define FLASH_ACR_LATENCY_14WS 0x0000000EU #define FLASH_ACR_LATENCY_15WS 0x0000000FU #define FLASH_ACR_PRFTEN_Pos (8U) #define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ #define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk #define FLASH_ACR_ICEN_Pos (9U) #define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ #define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk #define FLASH_ACR_DCEN_Pos (10U) #define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ #define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk #define FLASH_ACR_ICRST_Pos (11U) #define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ #define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk #define FLASH_ACR_DCRST_Pos (12U) #define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ #define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk #define FLASH_ACR_BYTE0_ADDRESS_Pos (10U) #define FLASH_ACR_BYTE0_ADDRESS_Msk (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos) /*!< 0x40023C00 */ #define FLASH_ACR_BYTE0_ADDRESS FLASH_ACR_BYTE0_ADDRESS_Msk #define FLASH_ACR_BYTE2_ADDRESS_Pos (0U) #define FLASH_ACR_BYTE2_ADDRESS_Msk (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */ #define FLASH_ACR_BYTE2_ADDRESS FLASH_ACR_BYTE2_ADDRESS_Msk /******************* Bits definition for FLASH_SR register ******************/ #define FLASH_SR_EOP_Pos (0U) #define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ #define FLASH_SR_EOP FLASH_SR_EOP_Msk #define FLASH_SR_SOP_Pos (1U) #define FLASH_SR_SOP_Msk (0x1UL << FLASH_SR_SOP_Pos) /*!< 0x00000002 */ #define FLASH_SR_SOP FLASH_SR_SOP_Msk #define FLASH_SR_WRPERR_Pos (4U) #define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ #define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk #define FLASH_SR_PGAERR_Pos (5U) #define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ #define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk #define FLASH_SR_PGPERR_Pos (6U) #define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos) /*!< 0x00000040 */ #define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk #define FLASH_SR_PGSERR_Pos (7U) #define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ #define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk #define FLASH_SR_RDERR_Pos (8U) #define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00000100 */ #define FLASH_SR_RDERR FLASH_SR_RDERR_Msk #define FLASH_SR_BSY_Pos (16U) #define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ #define FLASH_SR_BSY FLASH_SR_BSY_Msk /******************* Bits definition for FLASH_CR register ******************/ #define FLASH_CR_PG_Pos (0U) #define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ #define FLASH_CR_PG FLASH_CR_PG_Msk #define FLASH_CR_SER_Pos (1U) #define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos) /*!< 0x00000002 */ #define FLASH_CR_SER FLASH_CR_SER_Msk #define FLASH_CR_MER_Pos (2U) #define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ #define FLASH_CR_MER FLASH_CR_MER_Msk #define FLASH_CR_MER1 FLASH_CR_MER #define FLASH_CR_SNB_Pos (3U) #define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos) /*!< 0x000000F8 */ #define FLASH_CR_SNB FLASH_CR_SNB_Msk #define FLASH_CR_SNB_0 (0x01UL << FLASH_CR_SNB_Pos) /*!< 0x00000008 */ #define FLASH_CR_SNB_1 (0x02UL << FLASH_CR_SNB_Pos) /*!< 0x00000010 */ #define FLASH_CR_SNB_2 (0x04UL << FLASH_CR_SNB_Pos) /*!< 0x00000020 */ #define FLASH_CR_SNB_3 (0x08UL << FLASH_CR_SNB_Pos) /*!< 0x00000040 */ #define FLASH_CR_SNB_4 (0x10UL << FLASH_CR_SNB_Pos) /*!< 0x00000080 */ #define FLASH_CR_PSIZE_Pos (8U) #define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000300 */ #define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk #define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000100 */ #define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos) /*!< 0x00000200 */ #define FLASH_CR_MER2_Pos (15U) #define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos) /*!< 0x00008000 */ #define FLASH_CR_MER2 FLASH_CR_MER2_Msk #define FLASH_CR_STRT_Pos (16U) #define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ #define FLASH_CR_STRT FLASH_CR_STRT_Msk #define FLASH_CR_EOPIE_Pos (24U) #define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ #define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk #define FLASH_CR_ERRIE_Pos (25U) #define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) #define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk #define FLASH_CR_LOCK_Pos (31U) #define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ #define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /******************* Bits definition for FLASH_OPTCR register ***************/ #define FLASH_OPTCR_OPTLOCK_Pos (0U) #define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos) /*!< 0x00000001 */ #define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk #define FLASH_OPTCR_OPTSTRT_Pos (1U) #define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos) /*!< 0x00000002 */ #define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk #define FLASH_OPTCR_BOR_LEV_0 0x00000004U #define FLASH_OPTCR_BOR_LEV_1 0x00000008U #define FLASH_OPTCR_BOR_LEV_Pos (2U) #define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos) /*!< 0x0000000C */ #define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk #define FLASH_OPTCR_BFB2_Pos (4U) #define FLASH_OPTCR_BFB2_Msk (0x1UL << FLASH_OPTCR_BFB2_Pos) /*!< 0x00000010 */ #define FLASH_OPTCR_BFB2 FLASH_OPTCR_BFB2_Msk #define FLASH_OPTCR_WDG_SW_Pos (5U) #define FLASH_OPTCR_WDG_SW_Msk (0x1UL << FLASH_OPTCR_WDG_SW_Pos) /*!< 0x00000020 */ #define FLASH_OPTCR_WDG_SW FLASH_OPTCR_WDG_SW_Msk #define FLASH_OPTCR_nRST_STOP_Pos (6U) #define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos) /*!< 0x00000040 */ #define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk #define FLASH_OPTCR_nRST_STDBY_Pos (7U) #define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos) /*!< 0x00000080 */ #define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk #define FLASH_OPTCR_RDP_Pos (8U) #define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos) /*!< 0x0000FF00 */ #define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk #define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000100 */ #define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000200 */ #define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000400 */ #define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00000800 */ #define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00001000 */ #define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00002000 */ #define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00004000 */ #define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos) /*!< 0x00008000 */ #define FLASH_OPTCR_nWRP_Pos (16U) #define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos) /*!< 0x0FFF0000 */ #define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk #define FLASH_OPTCR_nWRP_0 0x00010000U #define FLASH_OPTCR_nWRP_1 0x00020000U #define FLASH_OPTCR_nWRP_2 0x00040000U #define FLASH_OPTCR_nWRP_3 0x00080000U #define FLASH_OPTCR_nWRP_4 0x00100000U #define FLASH_OPTCR_nWRP_5 0x00200000U #define FLASH_OPTCR_nWRP_6 0x00400000U #define FLASH_OPTCR_nWRP_7 0x00800000U #define FLASH_OPTCR_nWRP_8 0x01000000U #define FLASH_OPTCR_nWRP_9 0x02000000U #define FLASH_OPTCR_nWRP_10 0x04000000U #define FLASH_OPTCR_nWRP_11 0x08000000U #define FLASH_OPTCR_DB1M_Pos (30U) #define FLASH_OPTCR_DB1M_Msk (0x1UL << FLASH_OPTCR_DB1M_Pos) /*!< 0x40000000 */ #define FLASH_OPTCR_DB1M FLASH_OPTCR_DB1M_Msk #define FLASH_OPTCR_SPRMOD_Pos (31U) #define FLASH_OPTCR_SPRMOD_Msk (0x1UL << FLASH_OPTCR_SPRMOD_Pos) /*!< 0x80000000 */ #define FLASH_OPTCR_SPRMOD FLASH_OPTCR_SPRMOD_Msk /****************** Bits definition for FLASH_OPTCR1 register ***************/ #define FLASH_OPTCR1_nWRP_Pos (16U) #define FLASH_OPTCR1_nWRP_Msk (0xFFFUL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x0FFF0000 */ #define FLASH_OPTCR1_nWRP FLASH_OPTCR1_nWRP_Msk #define FLASH_OPTCR1_nWRP_0 (0x001UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00010000 */ #define FLASH_OPTCR1_nWRP_1 (0x002UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00020000 */ #define FLASH_OPTCR1_nWRP_2 (0x004UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00040000 */ #define FLASH_OPTCR1_nWRP_3 (0x008UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00080000 */ #define FLASH_OPTCR1_nWRP_4 (0x010UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00100000 */ #define FLASH_OPTCR1_nWRP_5 (0x020UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00200000 */ #define FLASH_OPTCR1_nWRP_6 (0x040UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00400000 */ #define FLASH_OPTCR1_nWRP_7 (0x080UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x00800000 */ #define FLASH_OPTCR1_nWRP_8 (0x100UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x01000000 */ #define FLASH_OPTCR1_nWRP_9 (0x200UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x02000000 */ #define FLASH_OPTCR1_nWRP_10 (0x400UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x04000000 */ #define FLASH_OPTCR1_nWRP_11 (0x800UL << FLASH_OPTCR1_nWRP_Pos) /*!< 0x08000000 */ /******************************************************************************/ /* */ /* Flexible Memory Controller */ /* */ /******************************************************************************/ /****************** Bit definition for FMC_BCR1 register *******************/ #define FMC_BCR1_MBKEN_Pos (0U) #define FMC_BCR1_MBKEN_Msk (0x1UL << FMC_BCR1_MBKEN_Pos) /*!< 0x00000001 */ #define FMC_BCR1_MBKEN FMC_BCR1_MBKEN_Msk /*!<Memory bank enable bit */ #define FMC_BCR1_MUXEN_Pos (1U) #define FMC_BCR1_MUXEN_Msk (0x1UL << FMC_BCR1_MUXEN_Pos) /*!< 0x00000002 */ #define FMC_BCR1_MUXEN FMC_BCR1_MUXEN_Msk /*!<Address/data multiplexing enable bit */ #define FMC_BCR1_MTYP_Pos (2U) #define FMC_BCR1_MTYP_Msk (0x3UL << FMC_BCR1_MTYP_Pos) /*!< 0x0000000C */ #define FMC_BCR1_MTYP FMC_BCR1_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */ #define FMC_BCR1_MTYP_0 (0x1UL << FMC_BCR1_MTYP_Pos) /*!< 0x00000004 */ #define FMC_BCR1_MTYP_1 (0x2UL << FMC_BCR1_MTYP_Pos) /*!< 0x00000008 */ #define FMC_BCR1_MWID_Pos (4U) #define FMC_BCR1_MWID_Msk (0x3UL << FMC_BCR1_MWID_Pos) /*!< 0x00000030 */ #define FMC_BCR1_MWID FMC_BCR1_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */ #define FMC_BCR1_MWID_0 (0x1UL << FMC_BCR1_MWID_Pos) /*!< 0x00000010 */ #define FMC_BCR1_MWID_1 (0x2UL << FMC_BCR1_MWID_Pos) /*!< 0x00000020 */ #define FMC_BCR1_FACCEN_Pos (6U) #define FMC_BCR1_FACCEN_Msk (0x1UL << FMC_BCR1_FACCEN_Pos) /*!< 0x00000040 */ #define FMC_BCR1_FACCEN FMC_BCR1_FACCEN_Msk /*!<Flash access enable */ #define FMC_BCR1_BURSTEN_Pos (8U) #define FMC_BCR1_BURSTEN_Msk (0x1UL << FMC_BCR1_BURSTEN_Pos) /*!< 0x00000100 */ #define FMC_BCR1_BURSTEN FMC_BCR1_BURSTEN_Msk /*!<Burst enable bit */ #define FMC_BCR1_WAITPOL_Pos (9U) #define FMC_BCR1_WAITPOL_Msk (0x1UL << FMC_BCR1_WAITPOL_Pos) /*!< 0x00000200 */ #define FMC_BCR1_WAITPOL FMC_BCR1_WAITPOL_Msk /*!<Wait signal polarity bit */ #define FMC_BCR1_WAITCFG_Pos (11U) #define FMC_BCR1_WAITCFG_Msk (0x1UL << FMC_BCR1_WAITCFG_Pos) /*!< 0x00000800 */ #define FMC_BCR1_WAITCFG FMC_BCR1_WAITCFG_Msk /*!<Wait timing configuration */ #define FMC_BCR1_WREN_Pos (12U) #define FMC_BCR1_WREN_Msk (0x1UL << FMC_BCR1_WREN_Pos) /*!< 0x00001000 */ #define FMC_BCR1_WREN FMC_BCR1_WREN_Msk /*!<Write enable bit */ #define FMC_BCR1_WAITEN_Pos (13U) #define FMC_BCR1_WAITEN_Msk (0x1UL << FMC_BCR1_WAITEN_Pos) /*!< 0x00002000 */ #define FMC_BCR1_WAITEN FMC_BCR1_WAITEN_Msk /*!<Wait enable bit */ #define FMC_BCR1_EXTMOD_Pos (14U) #define FMC_BCR1_EXTMOD_Msk (0x1UL << FMC_BCR1_EXTMOD_Pos) /*!< 0x00004000 */ #define FMC_BCR1_EXTMOD FMC_BCR1_EXTMOD_Msk /*!<Extended mode enable */ #define FMC_BCR1_ASYNCWAIT_Pos (15U) #define FMC_BCR1_ASYNCWAIT_Msk (0x1UL << FMC_BCR1_ASYNCWAIT_Pos) /*!< 0x00008000 */ #define FMC_BCR1_ASYNCWAIT FMC_BCR1_ASYNCWAIT_Msk /*!<Asynchronous wait */ #define FMC_BCR1_CPSIZE_Pos (16U) #define FMC_BCR1_CPSIZE_Msk (0x7UL << FMC_BCR1_CPSIZE_Pos) /*!< 0x00070000 */ #define FMC_BCR1_CPSIZE FMC_BCR1_CPSIZE_Msk /*!<CRAM page size */ #define FMC_BCR1_CPSIZE_0 (0x1UL << FMC_BCR1_CPSIZE_Pos) /*!< 0x00010000 */ #define FMC_BCR1_CPSIZE_1 (0x2UL << FMC_BCR1_CPSIZE_Pos) /*!< 0x00020000 */ #define FMC_BCR1_CPSIZE_2 (0x4UL << FMC_BCR1_CPSIZE_Pos) /*!< 0x00040000 */ #define FMC_BCR1_CBURSTRW_Pos (19U) #define FMC_BCR1_CBURSTRW_Msk (0x1UL << FMC_BCR1_CBURSTRW_Pos) /*!< 0x00080000 */ #define FMC_BCR1_CBURSTRW FMC_BCR1_CBURSTRW_Msk /*!<Write burst enable */ #define FMC_BCR1_CCLKEN_Pos (20U) #define FMC_BCR1_CCLKEN_Msk (0x1UL << FMC_BCR1_CCLKEN_Pos) /*!< 0x00100000 */ #define FMC_BCR1_CCLKEN FMC_BCR1_CCLKEN_Msk /*!<Continuous clock enable */ #define FMC_BCR1_WFDIS_Pos (21U) #define FMC_BCR1_WFDIS_Msk (0x1UL << FMC_BCR1_WFDIS_Pos) /*!< 0x00200000 */ #define FMC_BCR1_WFDIS FMC_BCR1_WFDIS_Msk /*!<Write FIFO Disable */ /****************** Bit definition for FMC_BCR2 register *******************/ #define FMC_BCR2_MBKEN_Pos (0U) #define FMC_BCR2_MBKEN_Msk (0x1UL << FMC_BCR2_MBKEN_Pos) /*!< 0x00000001 */ #define FMC_BCR2_MBKEN FMC_BCR2_MBKEN_Msk /*!<Memory bank enable bit */ #define FMC_BCR2_MUXEN_Pos (1U) #define FMC_BCR2_MUXEN_Msk (0x1UL << FMC_BCR2_MUXEN_Pos) /*!< 0x00000002 */ #define FMC_BCR2_MUXEN FMC_BCR2_MUXEN_Msk /*!<Address/data multiplexing enable bit */ #define FMC_BCR2_MTYP_Pos (2U) #define FMC_BCR2_MTYP_Msk (0x3UL << FMC_BCR2_MTYP_Pos) /*!< 0x0000000C */ #define FMC_BCR2_MTYP FMC_BCR2_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */ #define FMC_BCR2_MTYP_0 (0x1UL << FMC_BCR2_MTYP_Pos) /*!< 0x00000004 */ #define FMC_BCR2_MTYP_1 (0x2UL << FMC_BCR2_MTYP_Pos) /*!< 0x00000008 */ #define FMC_BCR2_MWID_Pos (4U) #define FMC_BCR2_MWID_Msk (0x3UL << FMC_BCR2_MWID_Pos) /*!< 0x00000030 */ #define FMC_BCR2_MWID FMC_BCR2_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */ #define FMC_BCR2_MWID_0 (0x1UL << FMC_BCR2_MWID_Pos) /*!< 0x00000010 */ #define FMC_BCR2_MWID_1 (0x2UL << FMC_BCR2_MWID_Pos) /*!< 0x00000020 */ #define FMC_BCR2_FACCEN_Pos (6U) #define FMC_BCR2_FACCEN_Msk (0x1UL << FMC_BCR2_FACCEN_Pos) /*!< 0x00000040 */ #define FMC_BCR2_FACCEN FMC_BCR2_FACCEN_Msk /*!<Flash access enable */ #define FMC_BCR2_BURSTEN_Pos (8U) #define FMC_BCR2_BURSTEN_Msk (0x1UL << FMC_BCR2_BURSTEN_Pos) /*!< 0x00000100 */ #define FMC_BCR2_BURSTEN FMC_BCR2_BURSTEN_Msk /*!<Burst enable bit */ #define FMC_BCR2_WAITPOL_Pos (9U) #define FMC_BCR2_WAITPOL_Msk (0x1UL << FMC_BCR2_WAITPOL_Pos) /*!< 0x00000200 */ #define FMC_BCR2_WAITPOL FMC_BCR2_WAITPOL_Msk /*!<Wait signal polarity bit */ #define FMC_BCR2_WAITCFG_Pos (11U) #define FMC_BCR2_WAITCFG_Msk (0x1UL << FMC_BCR2_WAITCFG_Pos) /*!< 0x00000800 */ #define FMC_BCR2_WAITCFG FMC_BCR2_WAITCFG_Msk /*!<Wait timing configuration */ #define FMC_BCR2_WREN_Pos (12U) #define FMC_BCR2_WREN_Msk (0x1UL << FMC_BCR2_WREN_Pos) /*!< 0x00001000 */ #define FMC_BCR2_WREN FMC_BCR2_WREN_Msk /*!<Write enable bit */ #define FMC_BCR2_WAITEN_Pos (13U) #define FMC_BCR2_WAITEN_Msk (0x1UL << FMC_BCR2_WAITEN_Pos) /*!< 0x00002000 */ #define FMC_BCR2_WAITEN FMC_BCR2_WAITEN_Msk /*!<Wait enable bit */ #define FMC_BCR2_EXTMOD_Pos (14U) #define FMC_BCR2_EXTMOD_Msk (0x1UL << FMC_BCR2_EXTMOD_Pos) /*!< 0x00004000 */ #define FMC_BCR2_EXTMOD FMC_BCR2_EXTMOD_Msk /*!<Extended mode enable */ #define FMC_BCR2_ASYNCWAIT_Pos (15U) #define FMC_BCR2_ASYNCWAIT_Msk (0x1UL << FMC_BCR2_ASYNCWAIT_Pos) /*!< 0x00008000 */ #define FMC_BCR2_ASYNCWAIT FMC_BCR2_ASYNCWAIT_Msk /*!<Asynchronous wait */ #define FMC_BCR2_CBURSTRW_Pos (19U) #define FMC_BCR2_CBURSTRW_Msk (0x1UL << FMC_BCR2_CBURSTRW_Pos) /*!< 0x00080000 */ #define FMC_BCR2_CBURSTRW FMC_BCR2_CBURSTRW_Msk /*!<Write burst enable */ /****************** Bit definition for FMC_BCR3 register *******************/ #define FMC_BCR3_MBKEN_Pos (0U) #define FMC_BCR3_MBKEN_Msk (0x1UL << FMC_BCR3_MBKEN_Pos) /*!< 0x00000001 */ #define FMC_BCR3_MBKEN FMC_BCR3_MBKEN_Msk /*!<Memory bank enable bit */ #define FMC_BCR3_MUXEN_Pos (1U) #define FMC_BCR3_MUXEN_Msk (0x1UL << FMC_BCR3_MUXEN_Pos) /*!< 0x00000002 */ #define FMC_BCR3_MUXEN FMC_BCR3_MUXEN_Msk /*!<Address/data multiplexing enable bit */ #define FMC_BCR3_MTYP_Pos (2U) #define FMC_BCR3_MTYP_Msk (0x3UL << FMC_BCR3_MTYP_Pos) /*!< 0x0000000C */ #define FMC_BCR3_MTYP FMC_BCR3_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */ #define FMC_BCR3_MTYP_0 (0x1UL << FMC_BCR3_MTYP_Pos) /*!< 0x00000004 */ #define FMC_BCR3_MTYP_1 (0x2UL << FMC_BCR3_MTYP_Pos) /*!< 0x00000008 */ #define FMC_BCR3_MWID_Pos (4U) #define FMC_BCR3_MWID_Msk (0x3UL << FMC_BCR3_MWID_Pos) /*!< 0x00000030 */ #define FMC_BCR3_MWID FMC_BCR3_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */ #define FMC_BCR3_MWID_0 (0x1UL << FMC_BCR3_MWID_Pos) /*!< 0x00000010 */ #define FMC_BCR3_MWID_1 (0x2UL << FMC_BCR3_MWID_Pos) /*!< 0x00000020 */ #define FMC_BCR3_FACCEN_Pos (6U) #define FMC_BCR3_FACCEN_Msk (0x1UL << FMC_BCR3_FACCEN_Pos) /*!< 0x00000040 */ #define FMC_BCR3_FACCEN FMC_BCR3_FACCEN_Msk /*!<Flash access enable */ #define FMC_BCR3_BURSTEN_Pos (8U) #define FMC_BCR3_BURSTEN_Msk (0x1UL << FMC_BCR3_BURSTEN_Pos) /*!< 0x00000100 */ #define FMC_BCR3_BURSTEN FMC_BCR3_BURSTEN_Msk /*!<Burst enable bit */ #define FMC_BCR3_WAITPOL_Pos (9U) #define FMC_BCR3_WAITPOL_Msk (0x1UL << FMC_BCR3_WAITPOL_Pos) /*!< 0x00000200 */ #define FMC_BCR3_WAITPOL FMC_BCR3_WAITPOL_Msk /*!<Wait signal polarity bit */ #define FMC_BCR3_WAITCFG_Pos (11U) #define FMC_BCR3_WAITCFG_Msk (0x1UL << FMC_BCR3_WAITCFG_Pos) /*!< 0x00000800 */ #define FMC_BCR3_WAITCFG FMC_BCR3_WAITCFG_Msk /*!<Wait timing configuration */ #define FMC_BCR3_WREN_Pos (12U) #define FMC_BCR3_WREN_Msk (0x1UL << FMC_BCR3_WREN_Pos) /*!< 0x00001000 */ #define FMC_BCR3_WREN FMC_BCR3_WREN_Msk /*!<Write enable bit */ #define FMC_BCR3_WAITEN_Pos (13U) #define FMC_BCR3_WAITEN_Msk (0x1UL << FMC_BCR3_WAITEN_Pos) /*!< 0x00002000 */ #define FMC_BCR3_WAITEN FMC_BCR3_WAITEN_Msk /*!<Wait enable bit */ #define FMC_BCR3_EXTMOD_Pos (14U) #define FMC_BCR3_EXTMOD_Msk (0x1UL << FMC_BCR3_EXTMOD_Pos) /*!< 0x00004000 */ #define FMC_BCR3_EXTMOD FMC_BCR3_EXTMOD_Msk /*!<Extended mode enable */ #define FMC_BCR3_ASYNCWAIT_Pos (15U) #define FMC_BCR3_ASYNCWAIT_Msk (0x1UL << FMC_BCR3_ASYNCWAIT_Pos) /*!< 0x00008000 */ #define FMC_BCR3_ASYNCWAIT FMC_BCR3_ASYNCWAIT_Msk /*!<Asynchronous wait */ #define FMC_BCR3_CBURSTRW_Pos (19U) #define FMC_BCR3_CBURSTRW_Msk (0x1UL << FMC_BCR3_CBURSTRW_Pos) /*!< 0x00080000 */ #define FMC_BCR3_CBURSTRW FMC_BCR3_CBURSTRW_Msk /*!<Write burst enable */ /****************** Bit definition for FMC_BCR4 register *******************/ #define FMC_BCR4_MBKEN_Pos (0U) #define FMC_BCR4_MBKEN_Msk (0x1UL << FMC_BCR4_MBKEN_Pos) /*!< 0x00000001 */ #define FMC_BCR4_MBKEN FMC_BCR4_MBKEN_Msk /*!<Memory bank enable bit */ #define FMC_BCR4_MUXEN_Pos (1U) #define FMC_BCR4_MUXEN_Msk (0x1UL << FMC_BCR4_MUXEN_Pos) /*!< 0x00000002 */ #define FMC_BCR4_MUXEN FMC_BCR4_MUXEN_Msk /*!<Address/data multiplexing enable bit */ #define FMC_BCR4_MTYP_Pos (2U) #define FMC_BCR4_MTYP_Msk (0x3UL << FMC_BCR4_MTYP_Pos) /*!< 0x0000000C */ #define FMC_BCR4_MTYP FMC_BCR4_MTYP_Msk /*!<MTYP[1:0] bits (Memory type) */ #define FMC_BCR4_MTYP_0 (0x1UL << FMC_BCR4_MTYP_Pos) /*!< 0x00000004 */ #define FMC_BCR4_MTYP_1 (0x2UL << FMC_BCR4_MTYP_Pos) /*!< 0x00000008 */ #define FMC_BCR4_MWID_Pos (4U) #define FMC_BCR4_MWID_Msk (0x3UL << FMC_BCR4_MWID_Pos) /*!< 0x00000030 */ #define FMC_BCR4_MWID FMC_BCR4_MWID_Msk /*!<MWID[1:0] bits (Memory data bus width) */ #define FMC_BCR4_MWID_0 (0x1UL << FMC_BCR4_MWID_Pos) /*!< 0x00000010 */ #define FMC_BCR4_MWID_1 (0x2UL << FMC_BCR4_MWID_Pos) /*!< 0x00000020 */ #define FMC_BCR4_FACCEN_Pos (6U) #define FMC_BCR4_FACCEN_Msk (0x1UL << FMC_BCR4_FACCEN_Pos) /*!< 0x00000040 */ #define FMC_BCR4_FACCEN FMC_BCR4_FACCEN_Msk /*!<Flash access enable */ #define FMC_BCR4_BURSTEN_Pos (8U) #define FMC_BCR4_BURSTEN_Msk (0x1UL << FMC_BCR4_BURSTEN_Pos) /*!< 0x00000100 */ #define FMC_BCR4_BURSTEN FMC_BCR4_BURSTEN_Msk /*!<Burst enable bit */ #define FMC_BCR4_WAITPOL_Pos (9U) #define FMC_BCR4_WAITPOL_Msk (0x1UL << FMC_BCR4_WAITPOL_Pos) /*!< 0x00000200 */ #define FMC_BCR4_WAITPOL FMC_BCR4_WAITPOL_Msk /*!<Wait signal polarity bit */ #define FMC_BCR4_WAITCFG_Pos (11U) #define FMC_BCR4_WAITCFG_Msk (0x1UL << FMC_BCR4_WAITCFG_Pos) /*!< 0x00000800 */ #define FMC_BCR4_WAITCFG FMC_BCR4_WAITCFG_Msk /*!<Wait timing configuration */ #define FMC_BCR4_WREN_Pos (12U) #define FMC_BCR4_WREN_Msk (0x1UL << FMC_BCR4_WREN_Pos) /*!< 0x00001000 */ #define FMC_BCR4_WREN FMC_BCR4_WREN_Msk /*!<Write enable bit */ #define FMC_BCR4_WAITEN_Pos (13U) #define FMC_BCR4_WAITEN_Msk (0x1UL << FMC_BCR4_WAITEN_Pos) /*!< 0x00002000 */ #define FMC_BCR4_WAITEN FMC_BCR4_WAITEN_Msk /*!<Wait enable bit */ #define FMC_BCR4_EXTMOD_Pos (14U) #define FMC_BCR4_EXTMOD_Msk (0x1UL << FMC_BCR4_EXTMOD_Pos) /*!< 0x00004000 */ #define FMC_BCR4_EXTMOD FMC_BCR4_EXTMOD_Msk /*!<Extended mode enable */ #define FMC_BCR4_ASYNCWAIT_Pos (15U) #define FMC_BCR4_ASYNCWAIT_Msk (0x1UL << FMC_BCR4_ASYNCWAIT_Pos) /*!< 0x00008000 */ #define FMC_BCR4_ASYNCWAIT FMC_BCR4_ASYNCWAIT_Msk /*!<Asynchronous wait */ #define FMC_BCR4_CBURSTRW_Pos (19U) #define FMC_BCR4_CBURSTRW_Msk (0x1UL << FMC_BCR4_CBURSTRW_Pos) /*!< 0x00080000 */ #define FMC_BCR4_CBURSTRW FMC_BCR4_CBURSTRW_Msk /*!<Write burst enable */ /****************** Bit definition for FMC_BTR1 register ******************/ #define FMC_BTR1_ADDSET_Pos (0U) #define FMC_BTR1_ADDSET_Msk (0xFUL << FMC_BTR1_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BTR1_ADDSET FMC_BTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BTR1_ADDSET_0 (0x1UL << FMC_BTR1_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BTR1_ADDSET_1 (0x2UL << FMC_BTR1_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BTR1_ADDSET_2 (0x4UL << FMC_BTR1_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BTR1_ADDSET_3 (0x8UL << FMC_BTR1_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BTR1_ADDHLD_Pos (4U) #define FMC_BTR1_ADDHLD_Msk (0xFUL << FMC_BTR1_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BTR1_ADDHLD FMC_BTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BTR1_ADDHLD_0 (0x1UL << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BTR1_ADDHLD_1 (0x2UL << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BTR1_ADDHLD_2 (0x4UL << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BTR1_ADDHLD_3 (0x8UL << FMC_BTR1_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BTR1_DATAST_Pos (8U) #define FMC_BTR1_DATAST_Msk (0xFFUL << FMC_BTR1_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BTR1_DATAST FMC_BTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BTR1_DATAST_0 (0x01UL << FMC_BTR1_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BTR1_DATAST_1 (0x02UL << FMC_BTR1_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BTR1_DATAST_2 (0x04UL << FMC_BTR1_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BTR1_DATAST_3 (0x08UL << FMC_BTR1_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BTR1_DATAST_4 (0x10UL << FMC_BTR1_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BTR1_DATAST_5 (0x20UL << FMC_BTR1_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BTR1_DATAST_6 (0x40UL << FMC_BTR1_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BTR1_DATAST_7 (0x80UL << FMC_BTR1_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BTR1_BUSTURN_Pos (16U) #define FMC_BTR1_BUSTURN_Msk (0xFUL << FMC_BTR1_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BTR1_BUSTURN FMC_BTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FMC_BTR1_BUSTURN_0 (0x1UL << FMC_BTR1_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BTR1_BUSTURN_1 (0x2UL << FMC_BTR1_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BTR1_BUSTURN_2 (0x4UL << FMC_BTR1_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BTR1_BUSTURN_3 (0x8UL << FMC_BTR1_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BTR1_CLKDIV_Pos (20U) #define FMC_BTR1_CLKDIV_Msk (0xFUL << FMC_BTR1_CLKDIV_Pos) /*!< 0x00F00000 */ #define FMC_BTR1_CLKDIV FMC_BTR1_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */ #define FMC_BTR1_CLKDIV_0 (0x1UL << FMC_BTR1_CLKDIV_Pos) /*!< 0x00100000 */ #define FMC_BTR1_CLKDIV_1 (0x2UL << FMC_BTR1_CLKDIV_Pos) /*!< 0x00200000 */ #define FMC_BTR1_CLKDIV_2 (0x4UL << FMC_BTR1_CLKDIV_Pos) /*!< 0x00400000 */ #define FMC_BTR1_CLKDIV_3 (0x8UL << FMC_BTR1_CLKDIV_Pos) /*!< 0x00800000 */ #define FMC_BTR1_DATLAT_Pos (24U) #define FMC_BTR1_DATLAT_Msk (0xFUL << FMC_BTR1_DATLAT_Pos) /*!< 0x0F000000 */ #define FMC_BTR1_DATLAT FMC_BTR1_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */ #define FMC_BTR1_DATLAT_0 (0x1UL << FMC_BTR1_DATLAT_Pos) /*!< 0x01000000 */ #define FMC_BTR1_DATLAT_1 (0x2UL << FMC_BTR1_DATLAT_Pos) /*!< 0x02000000 */ #define FMC_BTR1_DATLAT_2 (0x4UL << FMC_BTR1_DATLAT_Pos) /*!< 0x04000000 */ #define FMC_BTR1_DATLAT_3 (0x8UL << FMC_BTR1_DATLAT_Pos) /*!< 0x08000000 */ #define FMC_BTR1_ACCMOD_Pos (28U) #define FMC_BTR1_ACCMOD_Msk (0x3UL << FMC_BTR1_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BTR1_ACCMOD FMC_BTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BTR1_ACCMOD_0 (0x1UL << FMC_BTR1_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BTR1_ACCMOD_1 (0x2UL << FMC_BTR1_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BTR2 register *******************/ #define FMC_BTR2_ADDSET_Pos (0U) #define FMC_BTR2_ADDSET_Msk (0xFUL << FMC_BTR2_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BTR2_ADDSET FMC_BTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BTR2_ADDSET_0 (0x1UL << FMC_BTR2_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BTR2_ADDSET_1 (0x2UL << FMC_BTR2_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BTR2_ADDSET_2 (0x4UL << FMC_BTR2_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BTR2_ADDSET_3 (0x8UL << FMC_BTR2_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BTR2_ADDHLD_Pos (4U) #define FMC_BTR2_ADDHLD_Msk (0xFUL << FMC_BTR2_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BTR2_ADDHLD FMC_BTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BTR2_ADDHLD_0 (0x1UL << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BTR2_ADDHLD_1 (0x2UL << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BTR2_ADDHLD_2 (0x4UL << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BTR2_ADDHLD_3 (0x8UL << FMC_BTR2_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BTR2_DATAST_Pos (8U) #define FMC_BTR2_DATAST_Msk (0xFFUL << FMC_BTR2_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BTR2_DATAST FMC_BTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BTR2_DATAST_0 (0x01UL << FMC_BTR2_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BTR2_DATAST_1 (0x02UL << FMC_BTR2_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BTR2_DATAST_2 (0x04UL << FMC_BTR2_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BTR2_DATAST_3 (0x08UL << FMC_BTR2_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BTR2_DATAST_4 (0x10UL << FMC_BTR2_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BTR2_DATAST_5 (0x20UL << FMC_BTR2_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BTR2_DATAST_6 (0x40UL << FMC_BTR2_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BTR2_DATAST_7 (0x80UL << FMC_BTR2_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BTR2_BUSTURN_Pos (16U) #define FMC_BTR2_BUSTURN_Msk (0xFUL << FMC_BTR2_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BTR2_BUSTURN FMC_BTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FMC_BTR2_BUSTURN_0 (0x1UL << FMC_BTR2_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BTR2_BUSTURN_1 (0x2UL << FMC_BTR2_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BTR2_BUSTURN_2 (0x4UL << FMC_BTR2_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BTR2_BUSTURN_3 (0x8UL << FMC_BTR2_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BTR2_CLKDIV_Pos (20U) #define FMC_BTR2_CLKDIV_Msk (0xFUL << FMC_BTR2_CLKDIV_Pos) /*!< 0x00F00000 */ #define FMC_BTR2_CLKDIV FMC_BTR2_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */ #define FMC_BTR2_CLKDIV_0 (0x1UL << FMC_BTR2_CLKDIV_Pos) /*!< 0x00100000 */ #define FMC_BTR2_CLKDIV_1 (0x2UL << FMC_BTR2_CLKDIV_Pos) /*!< 0x00200000 */ #define FMC_BTR2_CLKDIV_2 (0x4UL << FMC_BTR2_CLKDIV_Pos) /*!< 0x00400000 */ #define FMC_BTR2_CLKDIV_3 (0x8UL << FMC_BTR2_CLKDIV_Pos) /*!< 0x00800000 */ #define FMC_BTR2_DATLAT_Pos (24U) #define FMC_BTR2_DATLAT_Msk (0xFUL << FMC_BTR2_DATLAT_Pos) /*!< 0x0F000000 */ #define FMC_BTR2_DATLAT FMC_BTR2_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */ #define FMC_BTR2_DATLAT_0 (0x1UL << FMC_BTR2_DATLAT_Pos) /*!< 0x01000000 */ #define FMC_BTR2_DATLAT_1 (0x2UL << FMC_BTR2_DATLAT_Pos) /*!< 0x02000000 */ #define FMC_BTR2_DATLAT_2 (0x4UL << FMC_BTR2_DATLAT_Pos) /*!< 0x04000000 */ #define FMC_BTR2_DATLAT_3 (0x8UL << FMC_BTR2_DATLAT_Pos) /*!< 0x08000000 */ #define FMC_BTR2_ACCMOD_Pos (28U) #define FMC_BTR2_ACCMOD_Msk (0x3UL << FMC_BTR2_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BTR2_ACCMOD FMC_BTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BTR2_ACCMOD_0 (0x1UL << FMC_BTR2_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BTR2_ACCMOD_1 (0x2UL << FMC_BTR2_ACCMOD_Pos) /*!< 0x20000000 */ /******************* Bit definition for FMC_BTR3 register *******************/ #define FMC_BTR3_ADDSET_Pos (0U) #define FMC_BTR3_ADDSET_Msk (0xFUL << FMC_BTR3_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BTR3_ADDSET FMC_BTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BTR3_ADDSET_0 (0x1UL << FMC_BTR3_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BTR3_ADDSET_1 (0x2UL << FMC_BTR3_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BTR3_ADDSET_2 (0x4UL << FMC_BTR3_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BTR3_ADDSET_3 (0x8UL << FMC_BTR3_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BTR3_ADDHLD_Pos (4U) #define FMC_BTR3_ADDHLD_Msk (0xFUL << FMC_BTR3_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BTR3_ADDHLD FMC_BTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BTR3_ADDHLD_0 (0x1UL << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BTR3_ADDHLD_1 (0x2UL << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BTR3_ADDHLD_2 (0x4UL << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BTR3_ADDHLD_3 (0x8UL << FMC_BTR3_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BTR3_DATAST_Pos (8U) #define FMC_BTR3_DATAST_Msk (0xFFUL << FMC_BTR3_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BTR3_DATAST FMC_BTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BTR3_DATAST_0 (0x01UL << FMC_BTR3_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BTR3_DATAST_1 (0x02UL << FMC_BTR3_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BTR3_DATAST_2 (0x04UL << FMC_BTR3_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BTR3_DATAST_3 (0x08UL << FMC_BTR3_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BTR3_DATAST_4 (0x10UL << FMC_BTR3_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BTR3_DATAST_5 (0x20UL << FMC_BTR3_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BTR3_DATAST_6 (0x40UL << FMC_BTR3_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BTR3_DATAST_7 (0x80UL << FMC_BTR3_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BTR3_BUSTURN_Pos (16U) #define FMC_BTR3_BUSTURN_Msk (0xFUL << FMC_BTR3_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BTR3_BUSTURN FMC_BTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FMC_BTR3_BUSTURN_0 (0x1UL << FMC_BTR3_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BTR3_BUSTURN_1 (0x2UL << FMC_BTR3_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BTR3_BUSTURN_2 (0x4UL << FMC_BTR3_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BTR3_BUSTURN_3 (0x8UL << FMC_BTR3_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BTR3_CLKDIV_Pos (20U) #define FMC_BTR3_CLKDIV_Msk (0xFUL << FMC_BTR3_CLKDIV_Pos) /*!< 0x00F00000 */ #define FMC_BTR3_CLKDIV FMC_BTR3_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */ #define FMC_BTR3_CLKDIV_0 (0x1UL << FMC_BTR3_CLKDIV_Pos) /*!< 0x00100000 */ #define FMC_BTR3_CLKDIV_1 (0x2UL << FMC_BTR3_CLKDIV_Pos) /*!< 0x00200000 */ #define FMC_BTR3_CLKDIV_2 (0x4UL << FMC_BTR3_CLKDIV_Pos) /*!< 0x00400000 */ #define FMC_BTR3_CLKDIV_3 (0x8UL << FMC_BTR3_CLKDIV_Pos) /*!< 0x00800000 */ #define FMC_BTR3_DATLAT_Pos (24U) #define FMC_BTR3_DATLAT_Msk (0xFUL << FMC_BTR3_DATLAT_Pos) /*!< 0x0F000000 */ #define FMC_BTR3_DATLAT FMC_BTR3_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */ #define FMC_BTR3_DATLAT_0 (0x1UL << FMC_BTR3_DATLAT_Pos) /*!< 0x01000000 */ #define FMC_BTR3_DATLAT_1 (0x2UL << FMC_BTR3_DATLAT_Pos) /*!< 0x02000000 */ #define FMC_BTR3_DATLAT_2 (0x4UL << FMC_BTR3_DATLAT_Pos) /*!< 0x04000000 */ #define FMC_BTR3_DATLAT_3 (0x8UL << FMC_BTR3_DATLAT_Pos) /*!< 0x08000000 */ #define FMC_BTR3_ACCMOD_Pos (28U) #define FMC_BTR3_ACCMOD_Msk (0x3UL << FMC_BTR3_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BTR3_ACCMOD FMC_BTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BTR3_ACCMOD_0 (0x1UL << FMC_BTR3_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BTR3_ACCMOD_1 (0x2UL << FMC_BTR3_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BTR4 register *******************/ #define FMC_BTR4_ADDSET_Pos (0U) #define FMC_BTR4_ADDSET_Msk (0xFUL << FMC_BTR4_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BTR4_ADDSET FMC_BTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BTR4_ADDSET_0 (0x1UL << FMC_BTR4_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BTR4_ADDSET_1 (0x2UL << FMC_BTR4_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BTR4_ADDSET_2 (0x4UL << FMC_BTR4_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BTR4_ADDSET_3 (0x8UL << FMC_BTR4_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BTR4_ADDHLD_Pos (4U) #define FMC_BTR4_ADDHLD_Msk (0xFUL << FMC_BTR4_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BTR4_ADDHLD FMC_BTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BTR4_ADDHLD_0 (0x1UL << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BTR4_ADDHLD_1 (0x2UL << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BTR4_ADDHLD_2 (0x4UL << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BTR4_ADDHLD_3 (0x8UL << FMC_BTR4_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BTR4_DATAST_Pos (8U) #define FMC_BTR4_DATAST_Msk (0xFFUL << FMC_BTR4_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BTR4_DATAST FMC_BTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BTR4_DATAST_0 (0x01UL << FMC_BTR4_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BTR4_DATAST_1 (0x02UL << FMC_BTR4_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BTR4_DATAST_2 (0x04UL << FMC_BTR4_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BTR4_DATAST_3 (0x08UL << FMC_BTR4_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BTR4_DATAST_4 (0x10UL << FMC_BTR4_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BTR4_DATAST_5 (0x20UL << FMC_BTR4_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BTR4_DATAST_6 (0x40UL << FMC_BTR4_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BTR4_DATAST_7 (0x80UL << FMC_BTR4_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BTR4_BUSTURN_Pos (16U) #define FMC_BTR4_BUSTURN_Msk (0xFUL << FMC_BTR4_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BTR4_BUSTURN FMC_BTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround phase duration) */ #define FMC_BTR4_BUSTURN_0 (0x1UL << FMC_BTR4_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BTR4_BUSTURN_1 (0x2UL << FMC_BTR4_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BTR4_BUSTURN_2 (0x4UL << FMC_BTR4_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BTR4_BUSTURN_3 (0x8UL << FMC_BTR4_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BTR4_CLKDIV_Pos (20U) #define FMC_BTR4_CLKDIV_Msk (0xFUL << FMC_BTR4_CLKDIV_Pos) /*!< 0x00F00000 */ #define FMC_BTR4_CLKDIV FMC_BTR4_CLKDIV_Msk /*!<CLKDIV[3:0] bits (Clock divide ratio) */ #define FMC_BTR4_CLKDIV_0 (0x1UL << FMC_BTR4_CLKDIV_Pos) /*!< 0x00100000 */ #define FMC_BTR4_CLKDIV_1 (0x2UL << FMC_BTR4_CLKDIV_Pos) /*!< 0x00200000 */ #define FMC_BTR4_CLKDIV_2 (0x4UL << FMC_BTR4_CLKDIV_Pos) /*!< 0x00400000 */ #define FMC_BTR4_CLKDIV_3 (0x8UL << FMC_BTR4_CLKDIV_Pos) /*!< 0x00800000 */ #define FMC_BTR4_DATLAT_Pos (24U) #define FMC_BTR4_DATLAT_Msk (0xFUL << FMC_BTR4_DATLAT_Pos) /*!< 0x0F000000 */ #define FMC_BTR4_DATLAT FMC_BTR4_DATLAT_Msk /*!<DATLA[3:0] bits (Data latency) */ #define FMC_BTR4_DATLAT_0 (0x1UL << FMC_BTR4_DATLAT_Pos) /*!< 0x01000000 */ #define FMC_BTR4_DATLAT_1 (0x2UL << FMC_BTR4_DATLAT_Pos) /*!< 0x02000000 */ #define FMC_BTR4_DATLAT_2 (0x4UL << FMC_BTR4_DATLAT_Pos) /*!< 0x04000000 */ #define FMC_BTR4_DATLAT_3 (0x8UL << FMC_BTR4_DATLAT_Pos) /*!< 0x08000000 */ #define FMC_BTR4_ACCMOD_Pos (28U) #define FMC_BTR4_ACCMOD_Msk (0x3UL << FMC_BTR4_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BTR4_ACCMOD FMC_BTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BTR4_ACCMOD_0 (0x1UL << FMC_BTR4_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BTR4_ACCMOD_1 (0x2UL << FMC_BTR4_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BWTR1 register ******************/ #define FMC_BWTR1_ADDSET_Pos (0U) #define FMC_BWTR1_ADDSET_Msk (0xFUL << FMC_BWTR1_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BWTR1_ADDSET FMC_BWTR1_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BWTR1_ADDSET_0 (0x1UL << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BWTR1_ADDSET_1 (0x2UL << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BWTR1_ADDSET_2 (0x4UL << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BWTR1_ADDSET_3 (0x8UL << FMC_BWTR1_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BWTR1_ADDHLD_Pos (4U) #define FMC_BWTR1_ADDHLD_Msk (0xFUL << FMC_BWTR1_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BWTR1_ADDHLD FMC_BWTR1_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BWTR1_ADDHLD_0 (0x1UL << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BWTR1_ADDHLD_1 (0x2UL << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BWTR1_ADDHLD_2 (0x4UL << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BWTR1_ADDHLD_3 (0x8UL << FMC_BWTR1_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BWTR1_DATAST_Pos (8U) #define FMC_BWTR1_DATAST_Msk (0xFFUL << FMC_BWTR1_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BWTR1_DATAST FMC_BWTR1_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BWTR1_DATAST_0 (0x01UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BWTR1_DATAST_1 (0x02UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BWTR1_DATAST_2 (0x04UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BWTR1_DATAST_3 (0x08UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BWTR1_DATAST_4 (0x10UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BWTR1_DATAST_5 (0x20UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BWTR1_DATAST_6 (0x40UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BWTR1_DATAST_7 (0x80UL << FMC_BWTR1_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BWTR1_BUSTURN_Pos (16U) #define FMC_BWTR1_BUSTURN_Msk (0xFUL << FMC_BWTR1_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BWTR1_BUSTURN FMC_BWTR1_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */ #define FMC_BWTR1_BUSTURN_0 (0x1UL << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BWTR1_BUSTURN_1 (0x2UL << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BWTR1_BUSTURN_2 (0x4UL << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BWTR1_BUSTURN_3 (0x8UL << FMC_BWTR1_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BWTR1_ACCMOD_Pos (28U) #define FMC_BWTR1_ACCMOD_Msk (0x3UL << FMC_BWTR1_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BWTR1_ACCMOD FMC_BWTR1_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BWTR1_ACCMOD_0 (0x1UL << FMC_BWTR1_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BWTR1_ACCMOD_1 (0x2UL << FMC_BWTR1_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BWTR2 register ******************/ #define FMC_BWTR2_ADDSET_Pos (0U) #define FMC_BWTR2_ADDSET_Msk (0xFUL << FMC_BWTR2_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BWTR2_ADDSET FMC_BWTR2_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BWTR2_ADDSET_0 (0x1UL << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BWTR2_ADDSET_1 (0x2UL << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BWTR2_ADDSET_2 (0x4UL << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BWTR2_ADDSET_3 (0x8UL << FMC_BWTR2_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BWTR2_ADDHLD_Pos (4U) #define FMC_BWTR2_ADDHLD_Msk (0xFUL << FMC_BWTR2_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BWTR2_ADDHLD FMC_BWTR2_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BWTR2_ADDHLD_0 (0x1UL << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BWTR2_ADDHLD_1 (0x2UL << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BWTR2_ADDHLD_2 (0x4UL << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BWTR2_ADDHLD_3 (0x8UL << FMC_BWTR2_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BWTR2_DATAST_Pos (8U) #define FMC_BWTR2_DATAST_Msk (0xFFUL << FMC_BWTR2_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BWTR2_DATAST FMC_BWTR2_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BWTR2_DATAST_0 (0x01UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BWTR2_DATAST_1 (0x02UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BWTR2_DATAST_2 (0x04UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BWTR2_DATAST_3 (0x08UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BWTR2_DATAST_4 (0x10UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BWTR2_DATAST_5 (0x20UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BWTR2_DATAST_6 (0x40UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BWTR2_DATAST_7 (0x80UL << FMC_BWTR2_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BWTR2_BUSTURN_Pos (16U) #define FMC_BWTR2_BUSTURN_Msk (0xFUL << FMC_BWTR2_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BWTR2_BUSTURN FMC_BWTR2_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */ #define FMC_BWTR2_BUSTURN_0 (0x1UL << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BWTR2_BUSTURN_1 (0x2UL << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BWTR2_BUSTURN_2 (0x4UL << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BWTR2_BUSTURN_3 (0x8UL << FMC_BWTR2_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BWTR2_ACCMOD_Pos (28U) #define FMC_BWTR2_ACCMOD_Msk (0x3UL << FMC_BWTR2_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BWTR2_ACCMOD FMC_BWTR2_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BWTR2_ACCMOD_0 (0x1UL << FMC_BWTR2_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BWTR2_ACCMOD_1 (0x2UL << FMC_BWTR2_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BWTR3 register ******************/ #define FMC_BWTR3_ADDSET_Pos (0U) #define FMC_BWTR3_ADDSET_Msk (0xFUL << FMC_BWTR3_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BWTR3_ADDSET FMC_BWTR3_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BWTR3_ADDSET_0 (0x1UL << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BWTR3_ADDHLD_Pos (4U) #define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BWTR3_DATAST_Pos (8U) #define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BWTR3_BUSTURN_Pos (16U) #define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */ #define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BWTR3_ACCMOD_Pos (28U) #define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_BWTR4 register ******************/ #define FMC_BWTR4_ADDSET_Pos (0U) #define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos) /*!< 0x0000000F */ #define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk /*!<ADDSET[3:0] bits (Address setup phase duration) */ #define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000001 */ #define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000002 */ #define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000004 */ #define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos) /*!< 0x00000008 */ #define FMC_BWTR4_ADDHLD_Pos (4U) #define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos) /*!< 0x000000F0 */ #define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk /*!<ADDHLD[3:0] bits (Address-hold phase duration) */ #define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000010 */ #define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000020 */ #define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000040 */ #define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos) /*!< 0x00000080 */ #define FMC_BWTR4_DATAST_Pos (8U) #define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos) /*!< 0x0000FF00 */ #define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk /*!<DATAST [3:0] bits (Data-phase duration) */ #define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00000100 */ #define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00000200 */ #define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00000400 */ #define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00000800 */ #define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00001000 */ #define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00002000 */ #define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00004000 */ #define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos) /*!< 0x00008000 */ #define FMC_BWTR4_BUSTURN_Pos (16U) #define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos) /*!< 0x000F0000 */ #define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk /*!<BUSTURN[3:0] bits (Bus turnaround duration) */ #define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00010000 */ #define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00020000 */ #define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00040000 */ #define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos) /*!< 0x00080000 */ #define FMC_BWTR4_ACCMOD_Pos (28U) #define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos) /*!< 0x30000000 */ #define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk /*!<ACCMOD[1:0] bits (Access mode) */ #define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos) /*!< 0x10000000 */ #define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos) /*!< 0x20000000 */ /****************** Bit definition for FMC_PCR register *******************/ #define FMC_PCR_PWAITEN_Pos (1U) #define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos) /*!< 0x00000002 */ #define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk /*!<Wait feature enable bit */ #define FMC_PCR_PBKEN_Pos (2U) #define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos) /*!< 0x00000004 */ #define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk /*!<PC Card/NAND Flash memory bank enable bit */ #define FMC_PCR_PTYP_Pos (3U) #define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos) /*!< 0x00000008 */ #define FMC_PCR_PTYP FMC_PCR_PTYP_Msk /*!<Memory type */ #define FMC_PCR_PWID_Pos (4U) #define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos) /*!< 0x00000030 */ #define FMC_PCR_PWID FMC_PCR_PWID_Msk /*!<PWID[1:0] bits (NAND Flash databus width) */ #define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos) /*!< 0x00000010 */ #define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos) /*!< 0x00000020 */ #define FMC_PCR_ECCEN_Pos (6U) #define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos) /*!< 0x00000040 */ #define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk /*!<ECC computation logic enable bit */ #define FMC_PCR_TCLR_Pos (9U) #define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos) /*!< 0x00001E00 */ #define FMC_PCR_TCLR FMC_PCR_TCLR_Msk /*!<TCLR[3:0] bits (CLE to RE delay) */ #define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos) /*!< 0x00000200 */ #define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos) /*!< 0x00000400 */ #define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos) /*!< 0x00000800 */ #define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos) /*!< 0x00001000 */ #define FMC_PCR_TAR_Pos (13U) #define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos) /*!< 0x0001E000 */ #define FMC_PCR_TAR FMC_PCR_TAR_Msk /*!<TAR[3:0] bits (ALE to RE delay) */ #define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos) /*!< 0x00002000 */ #define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos) /*!< 0x00004000 */ #define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos) /*!< 0x00008000 */ #define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos) /*!< 0x00010000 */ #define FMC_PCR_ECCPS_Pos (17U) #define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos) /*!< 0x000E0000 */ #define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk /*!<ECCPS[1:0] bits (ECC page size) */ #define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos) /*!< 0x00020000 */ #define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos) /*!< 0x00040000 */ #define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos) /*!< 0x00080000 */ /******************* Bit definition for FMC_SR register *******************/ #define FMC_SR_IRS_Pos (0U) #define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos) /*!< 0x00000001 */ #define FMC_SR_IRS FMC_SR_IRS_Msk /*!<Interrupt Rising Edge status */ #define FMC_SR_ILS_Pos (1U) #define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos) /*!< 0x00000002 */ #define FMC_SR_ILS FMC_SR_ILS_Msk /*!<Interrupt Level status */ #define FMC_SR_IFS_Pos (2U) #define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos) /*!< 0x00000004 */ #define FMC_SR_IFS FMC_SR_IFS_Msk /*!<Interrupt Falling Edge status */ #define FMC_SR_IREN_Pos (3U) #define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos) /*!< 0x00000008 */ #define FMC_SR_IREN FMC_SR_IREN_Msk /*!<Interrupt Rising Edge detection Enable bit */ #define FMC_SR_ILEN_Pos (4U) #define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos) /*!< 0x00000010 */ #define FMC_SR_ILEN FMC_SR_ILEN_Msk /*!<Interrupt Level detection Enable bit */ #define FMC_SR_IFEN_Pos (5U) #define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos) /*!< 0x00000020 */ #define FMC_SR_IFEN FMC_SR_IFEN_Msk /*!<Interrupt Falling Edge detection Enable bit */ #define FMC_SR_FEMPT_Pos (6U) #define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos) /*!< 0x00000040 */ #define FMC_SR_FEMPT FMC_SR_FEMPT_Msk /*!<FIFO empty */ /****************** Bit definition for FMC_PMEM register ******************/ #define FMC_PMEM_MEMSET2_Pos (0U) #define FMC_PMEM_MEMSET2_Msk (0xFFUL << FMC_PMEM_MEMSET2_Pos) /*!< 0x000000FF */ #define FMC_PMEM_MEMSET2 FMC_PMEM_MEMSET2_Msk /*!<MEMSET2[7:0] bits (Common memory 2 setup time) */ #define FMC_PMEM_MEMSET2_0 (0x01UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000001 */ #define FMC_PMEM_MEMSET2_1 (0x02UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000002 */ #define FMC_PMEM_MEMSET2_2 (0x04UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000004 */ #define FMC_PMEM_MEMSET2_3 (0x08UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000008 */ #define FMC_PMEM_MEMSET2_4 (0x10UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000010 */ #define FMC_PMEM_MEMSET2_5 (0x20UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000020 */ #define FMC_PMEM_MEMSET2_6 (0x40UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000040 */ #define FMC_PMEM_MEMSET2_7 (0x80UL << FMC_PMEM_MEMSET2_Pos) /*!< 0x00000080 */ #define FMC_PMEM_MEMWAIT2_Pos (8U) #define FMC_PMEM_MEMWAIT2_Msk (0xFFUL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x0000FF00 */ #define FMC_PMEM_MEMWAIT2 FMC_PMEM_MEMWAIT2_Msk /*!<MEMWAIT2[7:0] bits (Common memory 2 wait time) */ #define FMC_PMEM_MEMWAIT2_0 (0x01UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000100 */ #define FMC_PMEM_MEMWAIT2_1 (0x02UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000200 */ #define FMC_PMEM_MEMWAIT2_2 (0x04UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000400 */ #define FMC_PMEM_MEMWAIT2_3 (0x08UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00000800 */ #define FMC_PMEM_MEMWAIT2_4 (0x10UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00001000 */ #define FMC_PMEM_MEMWAIT2_5 (0x20UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00002000 */ #define FMC_PMEM_MEMWAIT2_6 (0x40UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00004000 */ #define FMC_PMEM_MEMWAIT2_7 (0x80UL << FMC_PMEM_MEMWAIT2_Pos) /*!< 0x00008000 */ #define FMC_PMEM_MEMHOLD2_Pos (16U) #define FMC_PMEM_MEMHOLD2_Msk (0xFFUL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00FF0000 */ #define FMC_PMEM_MEMHOLD2 FMC_PMEM_MEMHOLD2_Msk /*!<MEMHOLD2[7:0] bits (Common memory 2 hold time) */ #define FMC_PMEM_MEMHOLD2_0 (0x01UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00010000 */ #define FMC_PMEM_MEMHOLD2_1 (0x02UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00020000 */ #define FMC_PMEM_MEMHOLD2_2 (0x04UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00040000 */ #define FMC_PMEM_MEMHOLD2_3 (0x08UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00080000 */ #define FMC_PMEM_MEMHOLD2_4 (0x10UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00100000 */ #define FMC_PMEM_MEMHOLD2_5 (0x20UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00200000 */ #define FMC_PMEM_MEMHOLD2_6 (0x40UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00400000 */ #define FMC_PMEM_MEMHOLD2_7 (0x80UL << FMC_PMEM_MEMHOLD2_Pos) /*!< 0x00800000 */ #define FMC_PMEM_MEMHIZ2_Pos (24U) #define FMC_PMEM_MEMHIZ2_Msk (0xFFUL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0xFF000000 */ #define FMC_PMEM_MEMHIZ2 FMC_PMEM_MEMHIZ2_Msk /*!<MEMHIZ2[7:0] bits (Common memory 2 databus HiZ time) */ #define FMC_PMEM_MEMHIZ2_0 (0x01UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x01000000 */ #define FMC_PMEM_MEMHIZ2_1 (0x02UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x02000000 */ #define FMC_PMEM_MEMHIZ2_2 (0x04UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x04000000 */ #define FMC_PMEM_MEMHIZ2_3 (0x08UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x08000000 */ #define FMC_PMEM_MEMHIZ2_4 (0x10UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x10000000 */ #define FMC_PMEM_MEMHIZ2_5 (0x20UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x20000000 */ #define FMC_PMEM_MEMHIZ2_6 (0x40UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x40000000 */ #define FMC_PMEM_MEMHIZ2_7 (0x80UL << FMC_PMEM_MEMHIZ2_Pos) /*!< 0x80000000 */ /****************** Bit definition for FMC_PATT register ******************/ #define FMC_PATT_ATTSET2_Pos (0U) #define FMC_PATT_ATTSET2_Msk (0xFFUL << FMC_PATT_ATTSET2_Pos) /*!< 0x000000FF */ #define FMC_PATT_ATTSET2 FMC_PATT_ATTSET2_Msk /*!<ATTSET2[7:0] bits (Attribute memory 2 setup time) */ #define FMC_PATT_ATTSET2_0 (0x01UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000001 */ #define FMC_PATT_ATTSET2_1 (0x02UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000002 */ #define FMC_PATT_ATTSET2_2 (0x04UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000004 */ #define FMC_PATT_ATTSET2_3 (0x08UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000008 */ #define FMC_PATT_ATTSET2_4 (0x10UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000010 */ #define FMC_PATT_ATTSET2_5 (0x20UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000020 */ #define FMC_PATT_ATTSET2_6 (0x40UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000040 */ #define FMC_PATT_ATTSET2_7 (0x80UL << FMC_PATT_ATTSET2_Pos) /*!< 0x00000080 */ #define FMC_PATT_ATTWAIT2_Pos (8U) #define FMC_PATT_ATTWAIT2_Msk (0xFFUL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x0000FF00 */ #define FMC_PATT_ATTWAIT2 FMC_PATT_ATTWAIT2_Msk /*!<ATTWAIT2[7:0] bits (Attribute memory 2 wait time) */ #define FMC_PATT_ATTWAIT2_0 (0x01UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000100 */ #define FMC_PATT_ATTWAIT2_1 (0x02UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000200 */ #define FMC_PATT_ATTWAIT2_2 (0x04UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000400 */ #define FMC_PATT_ATTWAIT2_3 (0x08UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00000800 */ #define FMC_PATT_ATTWAIT2_4 (0x10UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00001000 */ #define FMC_PATT_ATTWAIT2_5 (0x20UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00002000 */ #define FMC_PATT_ATTWAIT2_6 (0x40UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00004000 */ #define FMC_PATT_ATTWAIT2_7 (0x80UL << FMC_PATT_ATTWAIT2_Pos) /*!< 0x00008000 */ #define FMC_PATT_ATTHOLD2_Pos (16U) #define FMC_PATT_ATTHOLD2_Msk (0xFFUL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00FF0000 */ #define FMC_PATT_ATTHOLD2 FMC_PATT_ATTHOLD2_Msk /*!<ATTHOLD2[7:0] bits (Attribute memory 2 hold time) */ #define FMC_PATT_ATTHOLD2_0 (0x01UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00010000 */ #define FMC_PATT_ATTHOLD2_1 (0x02UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00020000 */ #define FMC_PATT_ATTHOLD2_2 (0x04UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00040000 */ #define FMC_PATT_ATTHOLD2_3 (0x08UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00080000 */ #define FMC_PATT_ATTHOLD2_4 (0x10UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00100000 */ #define FMC_PATT_ATTHOLD2_5 (0x20UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00200000 */ #define FMC_PATT_ATTHOLD2_6 (0x40UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00400000 */ #define FMC_PATT_ATTHOLD2_7 (0x80UL << FMC_PATT_ATTHOLD2_Pos) /*!< 0x00800000 */ #define FMC_PATT_ATTHIZ2_Pos (24U) #define FMC_PATT_ATTHIZ2_Msk (0xFFUL << FMC_PATT_ATTHIZ2_Pos) /*!< 0xFF000000 */ #define FMC_PATT_ATTHIZ2 FMC_PATT_ATTHIZ2_Msk /*!<ATTHIZ2[7:0] bits (Attribute memory 2 databus HiZ time) */ #define FMC_PATT_ATTHIZ2_0 (0x01UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x01000000 */ #define FMC_PATT_ATTHIZ2_1 (0x02UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x02000000 */ #define FMC_PATT_ATTHIZ2_2 (0x04UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x04000000 */ #define FMC_PATT_ATTHIZ2_3 (0x08UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x08000000 */ #define FMC_PATT_ATTHIZ2_4 (0x10UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x10000000 */ #define FMC_PATT_ATTHIZ2_5 (0x20UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x20000000 */ #define FMC_PATT_ATTHIZ2_6 (0x40UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x40000000 */ #define FMC_PATT_ATTHIZ2_7 (0x80UL << FMC_PATT_ATTHIZ2_Pos) /*!< 0x80000000 */ /****************** Bit definition for FMC_ECCR register ******************/ #define FMC_ECCR_ECC2_Pos (0U) #define FMC_ECCR_ECC2_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC2_Pos) /*!< 0xFFFFFFFF */ #define FMC_ECCR_ECC2 FMC_ECCR_ECC2_Msk /*!<ECC result */ /****************** Bit definition for FMC_SDCR1 register ******************/ #define FMC_SDCR1_NC_Pos (0U) #define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos) /*!< 0x00000003 */ #define FMC_SDCR1_NC FMC_SDCR1_NC_Msk /*!<NC[1:0] bits (Number of column bits) */ #define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos) /*!< 0x00000001 */ #define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos) /*!< 0x00000002 */ #define FMC_SDCR1_NR_Pos (2U) #define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos) /*!< 0x0000000C */ #define FMC_SDCR1_NR FMC_SDCR1_NR_Msk /*!<NR[1:0] bits (Number of row bits) */ #define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos) /*!< 0x00000004 */ #define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos) /*!< 0x00000008 */ #define FMC_SDCR1_MWID_Pos (4U) #define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos) /*!< 0x00000030 */ #define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk /*!<NR[1:0] bits (Number of row bits) */ #define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos) /*!< 0x00000010 */ #define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos) /*!< 0x00000020 */ #define FMC_SDCR1_NB_Pos (6U) #define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos) /*!< 0x00000040 */ #define FMC_SDCR1_NB FMC_SDCR1_NB_Msk /*!<Number of internal bank */ #define FMC_SDCR1_CAS_Pos (7U) #define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos) /*!< 0x00000180 */ #define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk /*!<CAS[1:0] bits (CAS latency) */ #define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos) /*!< 0x00000080 */ #define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos) /*!< 0x00000100 */ #define FMC_SDCR1_WP_Pos (9U) #define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos) /*!< 0x00000200 */ #define FMC_SDCR1_WP FMC_SDCR1_WP_Msk /*!<Write protection */ #define FMC_SDCR1_SDCLK_Pos (10U) #define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000C00 */ #define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk /*!<SDRAM clock configuration */ #define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000400 */ #define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos) /*!< 0x00000800 */ #define FMC_SDCR1_RBURST_Pos (12U) #define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos) /*!< 0x00001000 */ #define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk /*!<Read burst */ #define FMC_SDCR1_RPIPE_Pos (13U) #define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos) /*!< 0x00006000 */ #define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk /*!<Write protection */ #define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos) /*!< 0x00002000 */ #define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos) /*!< 0x00004000 */ /****************** Bit definition for FMC_SDCR2 register ******************/ #define FMC_SDCR2_NC_Pos (0U) #define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos) /*!< 0x00000003 */ #define FMC_SDCR2_NC FMC_SDCR2_NC_Msk /*!<NC[1:0] bits (Number of column bits) */ #define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos) /*!< 0x00000001 */ #define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos) /*!< 0x00000002 */ #define FMC_SDCR2_NR_Pos (2U) #define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos) /*!< 0x0000000C */ #define FMC_SDCR2_NR FMC_SDCR2_NR_Msk /*!<NR[1:0] bits (Number of row bits) */ #define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos) /*!< 0x00000004 */ #define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos) /*!< 0x00000008 */ #define FMC_SDCR2_MWID_Pos (4U) #define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos) /*!< 0x00000030 */ #define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk /*!<NR[1:0] bits (Number of row bits) */ #define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos) /*!< 0x00000010 */ #define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos) /*!< 0x00000020 */ #define FMC_SDCR2_NB_Pos (6U) #define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos) /*!< 0x00000040 */ #define FMC_SDCR2_NB FMC_SDCR2_NB_Msk /*!<Number of internal bank */ #define FMC_SDCR2_CAS_Pos (7U) #define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos) /*!< 0x00000180 */ #define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk /*!<CAS[1:0] bits (CAS latency) */ #define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos) /*!< 0x00000080 */ #define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos) /*!< 0x00000100 */ #define FMC_SDCR2_WP_Pos (9U) #define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos) /*!< 0x00000200 */ #define FMC_SDCR2_WP FMC_SDCR2_WP_Msk /*!<Write protection */ #define FMC_SDCR2_SDCLK_Pos (10U) #define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000C00 */ #define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk /*!<SDCLK[1:0] (SDRAM clock configuration) */ #define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000400 */ #define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos) /*!< 0x00000800 */ #define FMC_SDCR2_RBURST_Pos (12U) #define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos) /*!< 0x00001000 */ #define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk /*!<Read burst */ #define FMC_SDCR2_RPIPE_Pos (13U) #define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos) /*!< 0x00006000 */ #define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk /*!<RPIPE[1:0](Read pipe) */ #define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos) /*!< 0x00002000 */ #define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos) /*!< 0x00004000 */ /****************** Bit definition for FMC_SDTR1 register ******************/ #define FMC_SDTR1_TMRD_Pos (0U) #define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos) /*!< 0x0000000F */ #define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk /*!<TMRD[3:0] bits (Load mode register to active) */ #define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos) /*!< 0x00000001 */ #define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos) /*!< 0x00000002 */ #define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos) /*!< 0x00000004 */ #define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos) /*!< 0x00000008 */ #define FMC_SDTR1_TXSR_Pos (4U) #define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos) /*!< 0x000000F0 */ #define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk /*!<TXSR[3:0] bits (Exit self refresh) */ #define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos) /*!< 0x00000010 */ #define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos) /*!< 0x00000020 */ #define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos) /*!< 0x00000040 */ #define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos) /*!< 0x00000080 */ #define FMC_SDTR1_TRAS_Pos (8U) #define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos) /*!< 0x00000F00 */ #define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk /*!<TRAS[3:0] bits (Self refresh time) */ #define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos) /*!< 0x00000100 */ #define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos) /*!< 0x00000200 */ #define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos) /*!< 0x00000400 */ #define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos) /*!< 0x00000800 */ #define FMC_SDTR1_TRC_Pos (12U) #define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos) /*!< 0x0000F000 */ #define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk /*!<TRC[2:0] bits (Row cycle delay) */ #define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos) /*!< 0x00001000 */ #define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos) /*!< 0x00002000 */ #define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos) /*!< 0x00004000 */ #define FMC_SDTR1_TWR_Pos (16U) #define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos) /*!< 0x000F0000 */ #define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk /*!<TRC[2:0] bits (Write recovery delay) */ #define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos) /*!< 0x00010000 */ #define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos) /*!< 0x00020000 */ #define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos) /*!< 0x00040000 */ #define FMC_SDTR1_TRP_Pos (20U) #define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos) /*!< 0x00F00000 */ #define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk /*!<TRP[2:0] bits (Row precharge delay) */ #define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos) /*!< 0x00100000 */ #define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos) /*!< 0x00200000 */ #define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos) /*!< 0x00400000 */ #define FMC_SDTR1_TRCD_Pos (24U) #define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos) /*!< 0x0F000000 */ #define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk /*!<TRP[2:0] bits (Row to column delay) */ #define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos) /*!< 0x01000000 */ #define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos) /*!< 0x02000000 */ #define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos) /*!< 0x04000000 */ /****************** Bit definition for FMC_SDTR2 register ******************/ #define FMC_SDTR2_TMRD_Pos (0U) #define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos) /*!< 0x0000000F */ #define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk /*!<TMRD[3:0] bits (Load mode register to active) */ #define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos) /*!< 0x00000001 */ #define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos) /*!< 0x00000002 */ #define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos) /*!< 0x00000004 */ #define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos) /*!< 0x00000008 */ #define FMC_SDTR2_TXSR_Pos (4U) #define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos) /*!< 0x000000F0 */ #define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk /*!<TXSR[3:0] bits (Exit self refresh) */ #define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos) /*!< 0x00000010 */ #define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos) /*!< 0x00000020 */ #define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos) /*!< 0x00000040 */ #define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos) /*!< 0x00000080 */ #define FMC_SDTR2_TRAS_Pos (8U) #define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos) /*!< 0x00000F00 */ #define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk /*!<TRAS[3:0] bits (Self refresh time) */ #define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos) /*!< 0x00000100 */ #define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos) /*!< 0x00000200 */ #define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos) /*!< 0x00000400 */ #define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos) /*!< 0x00000800 */ #define FMC_SDTR2_TRC_Pos (12U) #define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos) /*!< 0x0000F000 */ #define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk /*!<TRC[2:0] bits (Row cycle delay) */ #define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos) /*!< 0x00001000 */ #define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos) /*!< 0x00002000 */ #define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos) /*!< 0x00004000 */ #define FMC_SDTR2_TWR_Pos (16U) #define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos) /*!< 0x000F0000 */ #define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk /*!<TRC[2:0] bits (Write recovery delay) */ #define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos) /*!< 0x00010000 */ #define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos) /*!< 0x00020000 */ #define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos) /*!< 0x00040000 */ #define FMC_SDTR2_TRP_Pos (20U) #define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos) /*!< 0x00F00000 */ #define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk /*!<TRP[2:0] bits (Row precharge delay) */ #define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos) /*!< 0x00100000 */ #define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos) /*!< 0x00200000 */ #define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos) /*!< 0x00400000 */ #define FMC_SDTR2_TRCD_Pos (24U) #define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos) /*!< 0x0F000000 */ #define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk /*!<TRP[2:0] bits (Row to column delay) */ #define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos) /*!< 0x01000000 */ #define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos) /*!< 0x02000000 */ #define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos) /*!< 0x04000000 */ /****************** Bit definition for FMC_SDCMR register ******************/ #define FMC_SDCMR_MODE_Pos (0U) #define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos) /*!< 0x00000007 */ #define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk /*!<MODE[2:0] bits (Command mode) */ #define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos) /*!< 0x00000001 */ #define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos) /*!< 0x00000002 */ #define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos) /*!< 0x00000004 */ #define FMC_SDCMR_CTB2_Pos (3U) #define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos) /*!< 0x00000008 */ #define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk /*!<Command target 2 */ #define FMC_SDCMR_CTB1_Pos (4U) #define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos) /*!< 0x00000010 */ #define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk /*!<Command target 1 */ #define FMC_SDCMR_NRFS_Pos (5U) #define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos) /*!< 0x000001E0 */ #define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk /*!<NRFS[3:0] bits (Number of auto-refresh) */ #define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos) /*!< 0x00000020 */ #define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos) /*!< 0x00000040 */ #define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos) /*!< 0x00000080 */ #define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos) /*!< 0x00000100 */ #define FMC_SDCMR_MRD_Pos (9U) #define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos) /*!< 0x003FFE00 */ #define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk /*!<MRD[12:0] bits (Mode register definition) */ /****************** Bit definition for FMC_SDRTR register ******************/ #define FMC_SDRTR_CRE_Pos (0U) #define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos) /*!< 0x00000001 */ #define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk /*!<Clear refresh error flag */ #define FMC_SDRTR_COUNT_Pos (1U) #define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos) /*!< 0x00003FFE */ #define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk /*!<COUNT[12:0] bits (Refresh timer count) */ #define FMC_SDRTR_REIE_Pos (14U) #define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos) /*!< 0x00004000 */ #define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk /*!<RES interrupt enable */ /****************** Bit definition for FMC_SDSR register ******************/ #define FMC_SDSR_RE_Pos (0U) #define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos) /*!< 0x00000001 */ #define FMC_SDSR_RE FMC_SDSR_RE_Msk /*!<Refresh error flag */ #define FMC_SDSR_MODES1_Pos (1U) #define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos) /*!< 0x00000006 */ #define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk /*!<MODES1[1:0]bits (Status mode for bank 1) */ #define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos) /*!< 0x00000002 */ #define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos) /*!< 0x00000004 */ #define FMC_SDSR_MODES2_Pos (3U) #define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos) /*!< 0x00000018 */ #define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk /*!<MODES2[1:0]bits (Status mode for bank 2) */ #define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos) /*!< 0x00000008 */ #define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos) /*!< 0x00000010 */ #define FMC_SDSR_BUSY_Pos (5U) #define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos) /*!< 0x00000020 */ #define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk /*!<Busy status */ /******************************************************************************/ /* */ /* General Purpose I/O */ /* */ /******************************************************************************/ /****************** Bits definition for GPIO_MODER register *****************/ #define GPIO_MODER_MODER0_Pos (0U) #define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000003 */ #define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk #define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000001 */ #define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos) /*!< 0x00000002 */ #define GPIO_MODER_MODER1_Pos (2U) #define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos) /*!< 0x0000000C */ #define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk #define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000004 */ #define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos) /*!< 0x00000008 */ #define GPIO_MODER_MODER2_Pos (4U) #define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000030 */ #define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk #define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000010 */ #define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos) /*!< 0x00000020 */ #define GPIO_MODER_MODER3_Pos (6U) #define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos) /*!< 0x000000C0 */ #define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk #define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000040 */ #define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos) /*!< 0x00000080 */ #define GPIO_MODER_MODER4_Pos (8U) #define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000300 */ #define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk #define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000100 */ #define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos) /*!< 0x00000200 */ #define GPIO_MODER_MODER5_Pos (10U) #define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000C00 */ #define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk #define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000400 */ #define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos) /*!< 0x00000800 */ #define GPIO_MODER_MODER6_Pos (12U) #define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos) /*!< 0x00003000 */ #define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk #define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos) /*!< 0x00001000 */ #define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos) /*!< 0x00002000 */ #define GPIO_MODER_MODER7_Pos (14U) #define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos) /*!< 0x0000C000 */ #define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk #define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos) /*!< 0x00004000 */ #define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos) /*!< 0x00008000 */ #define GPIO_MODER_MODER8_Pos (16U) #define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos) /*!< 0x00030000 */ #define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk #define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos) /*!< 0x00010000 */ #define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos) /*!< 0x00020000 */ #define GPIO_MODER_MODER9_Pos (18U) #define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos) /*!< 0x000C0000 */ #define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk #define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos) /*!< 0x00040000 */ #define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos) /*!< 0x00080000 */ #define GPIO_MODER_MODER10_Pos (20U) #define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos) /*!< 0x00300000 */ #define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk #define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos) /*!< 0x00100000 */ #define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos) /*!< 0x00200000 */ #define GPIO_MODER_MODER11_Pos (22U) #define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos) /*!< 0x00C00000 */ #define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk #define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos) /*!< 0x00400000 */ #define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos) /*!< 0x00800000 */ #define GPIO_MODER_MODER12_Pos (24U) #define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos) /*!< 0x03000000 */ #define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk #define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos) /*!< 0x01000000 */ #define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos) /*!< 0x02000000 */ #define GPIO_MODER_MODER13_Pos (26U) #define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos) /*!< 0x0C000000 */ #define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk #define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos) /*!< 0x04000000 */ #define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos) /*!< 0x08000000 */ #define GPIO_MODER_MODER14_Pos (28U) #define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos) /*!< 0x30000000 */ #define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk #define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos) /*!< 0x10000000 */ #define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos) /*!< 0x20000000 */ #define GPIO_MODER_MODER15_Pos (30U) #define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos) /*!< 0xC0000000 */ #define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk #define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos) /*!< 0x40000000 */ #define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos) /*!< 0x80000000 */ /* Legacy defines */ #define GPIO_MODER_MODE0_Pos GPIO_MODER_MODER0_Pos #define GPIO_MODER_MODE0_Msk GPIO_MODER_MODER0_Msk #define GPIO_MODER_MODE0 GPIO_MODER_MODER0 #define GPIO_MODER_MODE0_0 GPIO_MODER_MODER0_0 #define GPIO_MODER_MODE0_1 GPIO_MODER_MODER0_1 #define GPIO_MODER_MODE1_Pos GPIO_MODER_MODER1_Pos #define GPIO_MODER_MODE1_Msk GPIO_MODER_MODER1_Msk #define GPIO_MODER_MODE1 GPIO_MODER_MODER1 #define GPIO_MODER_MODE1_0 GPIO_MODER_MODER1_0 #define GPIO_MODER_MODE1_1 GPIO_MODER_MODER1_1 #define GPIO_MODER_MODE2_Pos GPIO_MODER_MODER2_Pos #define GPIO_MODER_MODE2_Msk GPIO_MODER_MODER2_Msk #define GPIO_MODER_MODE2 GPIO_MODER_MODER2 #define GPIO_MODER_MODE2_0 GPIO_MODER_MODER2_0 #define GPIO_MODER_MODE2_1 GPIO_MODER_MODER2_1 #define GPIO_MODER_MODE3_Pos GPIO_MODER_MODER3_Pos #define GPIO_MODER_MODE3_Msk GPIO_MODER_MODER3_Msk #define GPIO_MODER_MODE3 GPIO_MODER_MODER3 #define GPIO_MODER_MODE3_0 GPIO_MODER_MODER3_0 #define GPIO_MODER_MODE3_1 GPIO_MODER_MODER3_1 #define GPIO_MODER_MODE4_Pos GPIO_MODER_MODER4_Pos #define GPIO_MODER_MODE4_Msk GPIO_MODER_MODER4_Msk #define GPIO_MODER_MODE4 GPIO_MODER_MODER4 #define GPIO_MODER_MODE4_0 GPIO_MODER_MODER4_0 #define GPIO_MODER_MODE4_1 GPIO_MODER_MODER4_1 #define GPIO_MODER_MODE5_Pos GPIO_MODER_MODER5_Pos #define GPIO_MODER_MODE5_Msk GPIO_MODER_MODER5_Msk #define GPIO_MODER_MODE5 GPIO_MODER_MODER5 #define GPIO_MODER_MODE5_0 GPIO_MODER_MODER5_0 #define GPIO_MODER_MODE5_1 GPIO_MODER_MODER5_1 #define GPIO_MODER_MODE6_Pos GPIO_MODER_MODER6_Pos #define GPIO_MODER_MODE6_Msk GPIO_MODER_MODER6_Msk #define GPIO_MODER_MODE6 GPIO_MODER_MODER6 #define GPIO_MODER_MODE6_0 GPIO_MODER_MODER6_0 #define GPIO_MODER_MODE6_1 GPIO_MODER_MODER6_1 #define GPIO_MODER_MODE7_Pos GPIO_MODER_MODER7_Pos #define GPIO_MODER_MODE7_Msk GPIO_MODER_MODER7_Msk #define GPIO_MODER_MODE7 GPIO_MODER_MODER7 #define GPIO_MODER_MODE7_0 GPIO_MODER_MODER7_0 #define GPIO_MODER_MODE7_1 GPIO_MODER_MODER7_1 #define GPIO_MODER_MODE8_Pos GPIO_MODER_MODER8_Pos #define GPIO_MODER_MODE8_Msk GPIO_MODER_MODER8_Msk #define GPIO_MODER_MODE8 GPIO_MODER_MODER8 #define GPIO_MODER_MODE8_0 GPIO_MODER_MODER8_0 #define GPIO_MODER_MODE8_1 GPIO_MODER_MODER8_1 #define GPIO_MODER_MODE9_Pos GPIO_MODER_MODER9_Pos #define GPIO_MODER_MODE9_Msk GPIO_MODER_MODER9_Msk #define GPIO_MODER_MODE9 GPIO_MODER_MODER9 #define GPIO_MODER_MODE9_0 GPIO_MODER_MODER9_0 #define GPIO_MODER_MODE9_1 GPIO_MODER_MODER9_1 #define GPIO_MODER_MODE10_Pos GPIO_MODER_MODER10_Pos #define GPIO_MODER_MODE10_Msk GPIO_MODER_MODER10_Msk #define GPIO_MODER_MODE10 GPIO_MODER_MODER10 #define GPIO_MODER_MODE10_0 GPIO_MODER_MODER10_0 #define GPIO_MODER_MODE10_1 GPIO_MODER_MODER10_1 #define GPIO_MODER_MODE11_Pos GPIO_MODER_MODER11_Pos #define GPIO_MODER_MODE11_Msk GPIO_MODER_MODER11_Msk #define GPIO_MODER_MODE11 GPIO_MODER_MODER11 #define GPIO_MODER_MODE11_0 GPIO_MODER_MODER11_0 #define GPIO_MODER_MODE11_1 GPIO_MODER_MODER11_1 #define GPIO_MODER_MODE12_Pos GPIO_MODER_MODER12_Pos #define GPIO_MODER_MODE12_Msk GPIO_MODER_MODER12_Msk #define GPIO_MODER_MODE12 GPIO_MODER_MODER12 #define GPIO_MODER_MODE12_0 GPIO_MODER_MODER12_0 #define GPIO_MODER_MODE12_1 GPIO_MODER_MODER12_1 #define GPIO_MODER_MODE13_Pos GPIO_MODER_MODER13_Pos #define GPIO_MODER_MODE13_Msk GPIO_MODER_MODER13_Msk #define GPIO_MODER_MODE13 GPIO_MODER_MODER13 #define GPIO_MODER_MODE13_0 GPIO_MODER_MODER13_0 #define GPIO_MODER_MODE13_1 GPIO_MODER_MODER13_1 #define GPIO_MODER_MODE14_Pos GPIO_MODER_MODER14_Pos #define GPIO_MODER_MODE14_Msk GPIO_MODER_MODER14_Msk #define GPIO_MODER_MODE14 GPIO_MODER_MODER14 #define GPIO_MODER_MODE14_0 GPIO_MODER_MODER14_0 #define GPIO_MODER_MODE14_1 GPIO_MODER_MODER14_1 #define GPIO_MODER_MODE15_Pos GPIO_MODER_MODER15_Pos #define GPIO_MODER_MODE15_Msk GPIO_MODER_MODER15_Msk #define GPIO_MODER_MODE15 GPIO_MODER_MODER15 #define GPIO_MODER_MODE15_0 GPIO_MODER_MODER15_0 #define GPIO_MODER_MODE15_1 GPIO_MODER_MODER15_1 /****************** Bits definition for GPIO_OTYPER register ****************/ #define GPIO_OTYPER_OT0_Pos (0U) #define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ #define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk #define GPIO_OTYPER_OT1_Pos (1U) #define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ #define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk #define GPIO_OTYPER_OT2_Pos (2U) #define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ #define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk #define GPIO_OTYPER_OT3_Pos (3U) #define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ #define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk #define GPIO_OTYPER_OT4_Pos (4U) #define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ #define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk #define GPIO_OTYPER_OT5_Pos (5U) #define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ #define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk #define GPIO_OTYPER_OT6_Pos (6U) #define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ #define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk #define GPIO_OTYPER_OT7_Pos (7U) #define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ #define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk #define GPIO_OTYPER_OT8_Pos (8U) #define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ #define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk #define GPIO_OTYPER_OT9_Pos (9U) #define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ #define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk #define GPIO_OTYPER_OT10_Pos (10U) #define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ #define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk #define GPIO_OTYPER_OT11_Pos (11U) #define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ #define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk #define GPIO_OTYPER_OT12_Pos (12U) #define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ #define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk #define GPIO_OTYPER_OT13_Pos (13U) #define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ #define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk #define GPIO_OTYPER_OT14_Pos (14U) #define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ #define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk #define GPIO_OTYPER_OT15_Pos (15U) #define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ #define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk /* Legacy defines */ #define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0 #define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1 #define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2 #define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3 #define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4 #define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5 #define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6 #define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7 #define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8 #define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9 #define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10 #define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11 #define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12 #define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13 #define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14 #define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15 /****************** Bits definition for GPIO_OSPEEDR register ***************/ #define GPIO_OSPEEDR_OSPEED0_Pos (0U) #define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ #define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk #define GPIO_OSPEEDR_OSPEED0_0 (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ #define GPIO_OSPEEDR_OSPEED0_1 (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ #define GPIO_OSPEEDR_OSPEED1_Pos (2U) #define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ #define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk #define GPIO_OSPEEDR_OSPEED1_0 (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ #define GPIO_OSPEEDR_OSPEED1_1 (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ #define GPIO_OSPEEDR_OSPEED2_Pos (4U) #define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ #define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk #define GPIO_OSPEEDR_OSPEED2_0 (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ #define GPIO_OSPEEDR_OSPEED2_1 (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ #define GPIO_OSPEEDR_OSPEED3_Pos (6U) #define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ #define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk #define GPIO_OSPEEDR_OSPEED3_0 (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ #define GPIO_OSPEEDR_OSPEED3_1 (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ #define GPIO_OSPEEDR_OSPEED4_Pos (8U) #define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ #define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk #define GPIO_OSPEEDR_OSPEED4_0 (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ #define GPIO_OSPEEDR_OSPEED4_1 (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ #define GPIO_OSPEEDR_OSPEED5_Pos (10U) #define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ #define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk #define GPIO_OSPEEDR_OSPEED5_0 (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ #define GPIO_OSPEEDR_OSPEED5_1 (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ #define GPIO_OSPEEDR_OSPEED6_Pos (12U) #define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ #define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk #define GPIO_OSPEEDR_OSPEED6_0 (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ #define GPIO_OSPEEDR_OSPEED6_1 (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ #define GPIO_OSPEEDR_OSPEED7_Pos (14U) #define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ #define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk #define GPIO_OSPEEDR_OSPEED7_0 (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ #define GPIO_OSPEEDR_OSPEED7_1 (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ #define GPIO_OSPEEDR_OSPEED8_Pos (16U) #define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ #define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk #define GPIO_OSPEEDR_OSPEED8_0 (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ #define GPIO_OSPEEDR_OSPEED8_1 (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ #define GPIO_OSPEEDR_OSPEED9_Pos (18U) #define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ #define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk #define GPIO_OSPEEDR_OSPEED9_0 (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ #define GPIO_OSPEEDR_OSPEED9_1 (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ #define GPIO_OSPEEDR_OSPEED10_Pos (20U) #define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ #define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk #define GPIO_OSPEEDR_OSPEED10_0 (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ #define GPIO_OSPEEDR_OSPEED10_1 (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ #define GPIO_OSPEEDR_OSPEED11_Pos (22U) #define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ #define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk #define GPIO_OSPEEDR_OSPEED11_0 (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ #define GPIO_OSPEEDR_OSPEED11_1 (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ #define GPIO_OSPEEDR_OSPEED12_Pos (24U) #define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ #define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk #define GPIO_OSPEEDR_OSPEED12_0 (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ #define GPIO_OSPEEDR_OSPEED12_1 (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ #define GPIO_OSPEEDR_OSPEED13_Pos (26U) #define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ #define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk #define GPIO_OSPEEDR_OSPEED13_0 (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ #define GPIO_OSPEEDR_OSPEED13_1 (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ #define GPIO_OSPEEDR_OSPEED14_Pos (28U) #define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ #define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk #define GPIO_OSPEEDR_OSPEED14_0 (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ #define GPIO_OSPEEDR_OSPEED14_1 (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ #define GPIO_OSPEEDR_OSPEED15_Pos (30U) #define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ #define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk #define GPIO_OSPEEDR_OSPEED15_0 (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ #define GPIO_OSPEEDR_OSPEED15_1 (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ /* Legacy defines */ #define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEED0 #define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEED0_0 #define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEED0_1 #define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEED1 #define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEED1_0 #define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEED1_1 #define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEED2 #define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEED2_0 #define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEED2_1 #define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEED3 #define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEED3_0 #define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEED3_1 #define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEED4 #define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEED4_0 #define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEED4_1 #define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEED5 #define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEED5_0 #define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEED5_1 #define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEED6 #define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEED6_0 #define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEED6_1 #define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEED7 #define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEED7_0 #define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEED7_1 #define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEED8 #define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEED8_0 #define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEED8_1 #define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEED9 #define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEED9_0 #define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEED9_1 #define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEED10 #define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEED10_0 #define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEED10_1 #define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEED11 #define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEED11_0 #define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEED11_1 #define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEED12 #define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEED12_0 #define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEED12_1 #define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEED13 #define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEED13_0 #define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEED13_1 #define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEED14 #define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEED14_0 #define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEED14_1 #define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEED15 #define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEED15_0 #define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEED15_1 /****************** Bits definition for GPIO_PUPDR register *****************/ #define GPIO_PUPDR_PUPD0_Pos (0U) #define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ #define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk #define GPIO_PUPDR_PUPD0_0 (0x1UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ #define GPIO_PUPDR_PUPD0_1 (0x2UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ #define GPIO_PUPDR_PUPD1_Pos (2U) #define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ #define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk #define GPIO_PUPDR_PUPD1_0 (0x1UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ #define GPIO_PUPDR_PUPD1_1 (0x2UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ #define GPIO_PUPDR_PUPD2_Pos (4U) #define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ #define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk #define GPIO_PUPDR_PUPD2_0 (0x1UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ #define GPIO_PUPDR_PUPD2_1 (0x2UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ #define GPIO_PUPDR_PUPD3_Pos (6U) #define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ #define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk #define GPIO_PUPDR_PUPD3_0 (0x1UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ #define GPIO_PUPDR_PUPD3_1 (0x2UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ #define GPIO_PUPDR_PUPD4_Pos (8U) #define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ #define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk #define GPIO_PUPDR_PUPD4_0 (0x1UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ #define GPIO_PUPDR_PUPD4_1 (0x2UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ #define GPIO_PUPDR_PUPD5_Pos (10U) #define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ #define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk #define GPIO_PUPDR_PUPD5_0 (0x1UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ #define GPIO_PUPDR_PUPD5_1 (0x2UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ #define GPIO_PUPDR_PUPD6_Pos (12U) #define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ #define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk #define GPIO_PUPDR_PUPD6_0 (0x1UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ #define GPIO_PUPDR_PUPD6_1 (0x2UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ #define GPIO_PUPDR_PUPD7_Pos (14U) #define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ #define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk #define GPIO_PUPDR_PUPD7_0 (0x1UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ #define GPIO_PUPDR_PUPD7_1 (0x2UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ #define GPIO_PUPDR_PUPD8_Pos (16U) #define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ #define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk #define GPIO_PUPDR_PUPD8_0 (0x1UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ #define GPIO_PUPDR_PUPD8_1 (0x2UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ #define GPIO_PUPDR_PUPD9_Pos (18U) #define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ #define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk #define GPIO_PUPDR_PUPD9_0 (0x1UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ #define GPIO_PUPDR_PUPD9_1 (0x2UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ #define GPIO_PUPDR_PUPD10_Pos (20U) #define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ #define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk #define GPIO_PUPDR_PUPD10_0 (0x1UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ #define GPIO_PUPDR_PUPD10_1 (0x2UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ #define GPIO_PUPDR_PUPD11_Pos (22U) #define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ #define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk #define GPIO_PUPDR_PUPD11_0 (0x1UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ #define GPIO_PUPDR_PUPD11_1 (0x2UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ #define GPIO_PUPDR_PUPD12_Pos (24U) #define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ #define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk #define GPIO_PUPDR_PUPD12_0 (0x1UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ #define GPIO_PUPDR_PUPD12_1 (0x2UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ #define GPIO_PUPDR_PUPD13_Pos (26U) #define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ #define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk #define GPIO_PUPDR_PUPD13_0 (0x1UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ #define GPIO_PUPDR_PUPD13_1 (0x2UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ #define GPIO_PUPDR_PUPD14_Pos (28U) #define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ #define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk #define GPIO_PUPDR_PUPD14_0 (0x1UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ #define GPIO_PUPDR_PUPD14_1 (0x2UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ #define GPIO_PUPDR_PUPD15_Pos (30U) #define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ #define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk #define GPIO_PUPDR_PUPD15_0 (0x1UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ #define GPIO_PUPDR_PUPD15_1 (0x2UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ /* Legacy defines */ #define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPD0 #define GPIO_PUPDR_PUPDR0_0 GPIO_PUPDR_PUPD0_0 #define GPIO_PUPDR_PUPDR0_1 GPIO_PUPDR_PUPD0_1 #define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPD1 #define GPIO_PUPDR_PUPDR1_0 GPIO_PUPDR_PUPD1_0 #define GPIO_PUPDR_PUPDR1_1 GPIO_PUPDR_PUPD1_1 #define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPD2 #define GPIO_PUPDR_PUPDR2_0 GPIO_PUPDR_PUPD2_0 #define GPIO_PUPDR_PUPDR2_1 GPIO_PUPDR_PUPD2_1 #define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPD3 #define GPIO_PUPDR_PUPDR3_0 GPIO_PUPDR_PUPD3_0 #define GPIO_PUPDR_PUPDR3_1 GPIO_PUPDR_PUPD3_1 #define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPD4 #define GPIO_PUPDR_PUPDR4_0 GPIO_PUPDR_PUPD4_0 #define GPIO_PUPDR_PUPDR4_1 GPIO_PUPDR_PUPD4_1 #define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPD5 #define GPIO_PUPDR_PUPDR5_0 GPIO_PUPDR_PUPD5_0 #define GPIO_PUPDR_PUPDR5_1 GPIO_PUPDR_PUPD5_1 #define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPD6 #define GPIO_PUPDR_PUPDR6_0 GPIO_PUPDR_PUPD6_0 #define GPIO_PUPDR_PUPDR6_1 GPIO_PUPDR_PUPD6_1 #define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPD7 #define GPIO_PUPDR_PUPDR7_0 GPIO_PUPDR_PUPD7_0 #define GPIO_PUPDR_PUPDR7_1 GPIO_PUPDR_PUPD7_1 #define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPD8 #define GPIO_PUPDR_PUPDR8_0 GPIO_PUPDR_PUPD8_0 #define GPIO_PUPDR_PUPDR8_1 GPIO_PUPDR_PUPD8_1 #define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPD9 #define GPIO_PUPDR_PUPDR9_0 GPIO_PUPDR_PUPD9_0 #define GPIO_PUPDR_PUPDR9_1 GPIO_PUPDR_PUPD9_1 #define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPD10 #define GPIO_PUPDR_PUPDR10_0 GPIO_PUPDR_PUPD10_0 #define GPIO_PUPDR_PUPDR10_1 GPIO_PUPDR_PUPD10_1 #define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPD11 #define GPIO_PUPDR_PUPDR11_0 GPIO_PUPDR_PUPD11_0 #define GPIO_PUPDR_PUPDR11_1 GPIO_PUPDR_PUPD11_1 #define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPD12 #define GPIO_PUPDR_PUPDR12_0 GPIO_PUPDR_PUPD12_0 #define GPIO_PUPDR_PUPDR12_1 GPIO_PUPDR_PUPD12_1 #define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPD13 #define GPIO_PUPDR_PUPDR13_0 GPIO_PUPDR_PUPD13_0 #define GPIO_PUPDR_PUPDR13_1 GPIO_PUPDR_PUPD13_1 #define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPD14 #define GPIO_PUPDR_PUPDR14_0 GPIO_PUPDR_PUPD14_0 #define GPIO_PUPDR_PUPDR14_1 GPIO_PUPDR_PUPD14_1 #define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPD15 #define GPIO_PUPDR_PUPDR15_0 GPIO_PUPDR_PUPD15_0 #define GPIO_PUPDR_PUPDR15_1 GPIO_PUPDR_PUPD15_1 /****************** Bits definition for GPIO_IDR register *******************/ #define GPIO_IDR_ID0_Pos (0U) #define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ #define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk #define GPIO_IDR_ID1_Pos (1U) #define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ #define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk #define GPIO_IDR_ID2_Pos (2U) #define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ #define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk #define GPIO_IDR_ID3_Pos (3U) #define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ #define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk #define GPIO_IDR_ID4_Pos (4U) #define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ #define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk #define GPIO_IDR_ID5_Pos (5U) #define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ #define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk #define GPIO_IDR_ID6_Pos (6U) #define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ #define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk #define GPIO_IDR_ID7_Pos (7U) #define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ #define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk #define GPIO_IDR_ID8_Pos (8U) #define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ #define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk #define GPIO_IDR_ID9_Pos (9U) #define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ #define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk #define GPIO_IDR_ID10_Pos (10U) #define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ #define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk #define GPIO_IDR_ID11_Pos (11U) #define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ #define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk #define GPIO_IDR_ID12_Pos (12U) #define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ #define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk #define GPIO_IDR_ID13_Pos (13U) #define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ #define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk #define GPIO_IDR_ID14_Pos (14U) #define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ #define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk #define GPIO_IDR_ID15_Pos (15U) #define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ #define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk /* Legacy defines */ #define GPIO_IDR_IDR_0 GPIO_IDR_ID0 #define GPIO_IDR_IDR_1 GPIO_IDR_ID1 #define GPIO_IDR_IDR_2 GPIO_IDR_ID2 #define GPIO_IDR_IDR_3 GPIO_IDR_ID3 #define GPIO_IDR_IDR_4 GPIO_IDR_ID4 #define GPIO_IDR_IDR_5 GPIO_IDR_ID5 #define GPIO_IDR_IDR_6 GPIO_IDR_ID6 #define GPIO_IDR_IDR_7 GPIO_IDR_ID7 #define GPIO_IDR_IDR_8 GPIO_IDR_ID8 #define GPIO_IDR_IDR_9 GPIO_IDR_ID9 #define GPIO_IDR_IDR_10 GPIO_IDR_ID10 #define GPIO_IDR_IDR_11 GPIO_IDR_ID11 #define GPIO_IDR_IDR_12 GPIO_IDR_ID12 #define GPIO_IDR_IDR_13 GPIO_IDR_ID13 #define GPIO_IDR_IDR_14 GPIO_IDR_ID14 #define GPIO_IDR_IDR_15 GPIO_IDR_ID15 /****************** Bits definition for GPIO_ODR register *******************/ #define GPIO_ODR_OD0_Pos (0U) #define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ #define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk #define GPIO_ODR_OD1_Pos (1U) #define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ #define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk #define GPIO_ODR_OD2_Pos (2U) #define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ #define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk #define GPIO_ODR_OD3_Pos (3U) #define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ #define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk #define GPIO_ODR_OD4_Pos (4U) #define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ #define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk #define GPIO_ODR_OD5_Pos (5U) #define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ #define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk #define GPIO_ODR_OD6_Pos (6U) #define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ #define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk #define GPIO_ODR_OD7_Pos (7U) #define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ #define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk #define GPIO_ODR_OD8_Pos (8U) #define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ #define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk #define GPIO_ODR_OD9_Pos (9U) #define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ #define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk #define GPIO_ODR_OD10_Pos (10U) #define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ #define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk #define GPIO_ODR_OD11_Pos (11U) #define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ #define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk #define GPIO_ODR_OD12_Pos (12U) #define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ #define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk #define GPIO_ODR_OD13_Pos (13U) #define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ #define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk #define GPIO_ODR_OD14_Pos (14U) #define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ #define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk #define GPIO_ODR_OD15_Pos (15U) #define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ #define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk /* Legacy defines */ #define GPIO_ODR_ODR_0 GPIO_ODR_OD0 #define GPIO_ODR_ODR_1 GPIO_ODR_OD1 #define GPIO_ODR_ODR_2 GPIO_ODR_OD2 #define GPIO_ODR_ODR_3 GPIO_ODR_OD3 #define GPIO_ODR_ODR_4 GPIO_ODR_OD4 #define GPIO_ODR_ODR_5 GPIO_ODR_OD5 #define GPIO_ODR_ODR_6 GPIO_ODR_OD6 #define GPIO_ODR_ODR_7 GPIO_ODR_OD7 #define GPIO_ODR_ODR_8 GPIO_ODR_OD8 #define GPIO_ODR_ODR_9 GPIO_ODR_OD9 #define GPIO_ODR_ODR_10 GPIO_ODR_OD10 #define GPIO_ODR_ODR_11 GPIO_ODR_OD11 #define GPIO_ODR_ODR_12 GPIO_ODR_OD12 #define GPIO_ODR_ODR_13 GPIO_ODR_OD13 #define GPIO_ODR_ODR_14 GPIO_ODR_OD14 #define GPIO_ODR_ODR_15 GPIO_ODR_OD15 /****************** Bits definition for GPIO_BSRR register ******************/ #define GPIO_BSRR_BS0_Pos (0U) #define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ #define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk #define GPIO_BSRR_BS1_Pos (1U) #define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ #define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk #define GPIO_BSRR_BS2_Pos (2U) #define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ #define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk #define GPIO_BSRR_BS3_Pos (3U) #define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ #define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk #define GPIO_BSRR_BS4_Pos (4U) #define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ #define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk #define GPIO_BSRR_BS5_Pos (5U) #define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ #define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk #define GPIO_BSRR_BS6_Pos (6U) #define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ #define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk #define GPIO_BSRR_BS7_Pos (7U) #define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ #define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk #define GPIO_BSRR_BS8_Pos (8U) #define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ #define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk #define GPIO_BSRR_BS9_Pos (9U) #define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ #define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk #define GPIO_BSRR_BS10_Pos (10U) #define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ #define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk #define GPIO_BSRR_BS11_Pos (11U) #define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ #define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk #define GPIO_BSRR_BS12_Pos (12U) #define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ #define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk #define GPIO_BSRR_BS13_Pos (13U) #define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ #define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk #define GPIO_BSRR_BS14_Pos (14U) #define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ #define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk #define GPIO_BSRR_BS15_Pos (15U) #define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ #define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk #define GPIO_BSRR_BR0_Pos (16U) #define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ #define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk #define GPIO_BSRR_BR1_Pos (17U) #define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ #define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk #define GPIO_BSRR_BR2_Pos (18U) #define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ #define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk #define GPIO_BSRR_BR3_Pos (19U) #define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ #define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk #define GPIO_BSRR_BR4_Pos (20U) #define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ #define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk #define GPIO_BSRR_BR5_Pos (21U) #define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ #define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk #define GPIO_BSRR_BR6_Pos (22U) #define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ #define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk #define GPIO_BSRR_BR7_Pos (23U) #define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ #define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk #define GPIO_BSRR_BR8_Pos (24U) #define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ #define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk #define GPIO_BSRR_BR9_Pos (25U) #define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ #define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk #define GPIO_BSRR_BR10_Pos (26U) #define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ #define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk #define GPIO_BSRR_BR11_Pos (27U) #define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ #define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk #define GPIO_BSRR_BR12_Pos (28U) #define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ #define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk #define GPIO_BSRR_BR13_Pos (29U) #define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ #define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk #define GPIO_BSRR_BR14_Pos (30U) #define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ #define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk #define GPIO_BSRR_BR15_Pos (31U) #define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ #define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk /* Legacy defines */ #define GPIO_BSRR_BS_0 GPIO_BSRR_BS0 #define GPIO_BSRR_BS_1 GPIO_BSRR_BS1 #define GPIO_BSRR_BS_2 GPIO_BSRR_BS2 #define GPIO_BSRR_BS_3 GPIO_BSRR_BS3 #define GPIO_BSRR_BS_4 GPIO_BSRR_BS4 #define GPIO_BSRR_BS_5 GPIO_BSRR_BS5 #define GPIO_BSRR_BS_6 GPIO_BSRR_BS6 #define GPIO_BSRR_BS_7 GPIO_BSRR_BS7 #define GPIO_BSRR_BS_8 GPIO_BSRR_BS8 #define GPIO_BSRR_BS_9 GPIO_BSRR_BS9 #define GPIO_BSRR_BS_10 GPIO_BSRR_BS10 #define GPIO_BSRR_BS_11 GPIO_BSRR_BS11 #define GPIO_BSRR_BS_12 GPIO_BSRR_BS12 #define GPIO_BSRR_BS_13 GPIO_BSRR_BS13 #define GPIO_BSRR_BS_14 GPIO_BSRR_BS14 #define GPIO_BSRR_BS_15 GPIO_BSRR_BS15 #define GPIO_BSRR_BR_0 GPIO_BSRR_BR0 #define GPIO_BSRR_BR_1 GPIO_BSRR_BR1 #define GPIO_BSRR_BR_2 GPIO_BSRR_BR2 #define GPIO_BSRR_BR_3 GPIO_BSRR_BR3 #define GPIO_BSRR_BR_4 GPIO_BSRR_BR4 #define GPIO_BSRR_BR_5 GPIO_BSRR_BR5 #define GPIO_BSRR_BR_6 GPIO_BSRR_BR6 #define GPIO_BSRR_BR_7 GPIO_BSRR_BR7 #define GPIO_BSRR_BR_8 GPIO_BSRR_BR8 #define GPIO_BSRR_BR_9 GPIO_BSRR_BR9 #define GPIO_BSRR_BR_10 GPIO_BSRR_BR10 #define GPIO_BSRR_BR_11 GPIO_BSRR_BR11 #define GPIO_BSRR_BR_12 GPIO_BSRR_BR12 #define GPIO_BSRR_BR_13 GPIO_BSRR_BR13 #define GPIO_BSRR_BR_14 GPIO_BSRR_BR14 #define GPIO_BSRR_BR_15 GPIO_BSRR_BR15 #define GPIO_BRR_BR0 GPIO_BSRR_BR0 #define GPIO_BRR_BR0_Pos GPIO_BSRR_BR0_Pos #define GPIO_BRR_BR0_Msk GPIO_BSRR_BR0_Msk #define GPIO_BRR_BR1 GPIO_BSRR_BR1 #define GPIO_BRR_BR1_Pos GPIO_BSRR_BR1_Pos #define GPIO_BRR_BR1_Msk GPIO_BSRR_BR1_Msk #define GPIO_BRR_BR2 GPIO_BSRR_BR2 #define GPIO_BRR_BR2_Pos GPIO_BSRR_BR2_Pos #define GPIO_BRR_BR2_Msk GPIO_BSRR_BR2_Msk #define GPIO_BRR_BR3 GPIO_BSRR_BR3 #define GPIO_BRR_BR3_Pos GPIO_BSRR_BR3_Pos #define GPIO_BRR_BR3_Msk GPIO_BSRR_BR3_Msk #define GPIO_BRR_BR4 GPIO_BSRR_BR4 #define GPIO_BRR_BR4_Pos GPIO_BSRR_BR4_Pos #define GPIO_BRR_BR4_Msk GPIO_BSRR_BR4_Msk #define GPIO_BRR_BR5 GPIO_BSRR_BR5 #define GPIO_BRR_BR5_Pos GPIO_BSRR_BR5_Pos #define GPIO_BRR_BR5_Msk GPIO_BSRR_BR5_Msk #define GPIO_BRR_BR6 GPIO_BSRR_BR6 #define GPIO_BRR_BR6_Pos GPIO_BSRR_BR6_Pos #define GPIO_BRR_BR6_Msk GPIO_BSRR_BR6_Msk #define GPIO_BRR_BR7 GPIO_BSRR_BR7 #define GPIO_BRR_BR7_Pos GPIO_BSRR_BR7_Pos #define GPIO_BRR_BR7_Msk GPIO_BSRR_BR7_Msk #define GPIO_BRR_BR8 GPIO_BSRR_BR8 #define GPIO_BRR_BR8_Pos GPIO_BSRR_BR8_Pos #define GPIO_BRR_BR8_Msk GPIO_BSRR_BR8_Msk #define GPIO_BRR_BR9 GPIO_BSRR_BR9 #define GPIO_BRR_BR9_Pos GPIO_BSRR_BR9_Pos #define GPIO_BRR_BR9_Msk GPIO_BSRR_BR9_Msk #define GPIO_BRR_BR10 GPIO_BSRR_BR10 #define GPIO_BRR_BR10_Pos GPIO_BSRR_BR10_Pos #define GPIO_BRR_BR10_Msk GPIO_BSRR_BR10_Msk #define GPIO_BRR_BR11 GPIO_BSRR_BR11 #define GPIO_BRR_BR11_Pos GPIO_BSRR_BR11_Pos #define GPIO_BRR_BR11_Msk GPIO_BSRR_BR11_Msk #define GPIO_BRR_BR12 GPIO_BSRR_BR12 #define GPIO_BRR_BR12_Pos GPIO_BSRR_BR12_Pos #define GPIO_BRR_BR12_Msk GPIO_BSRR_BR12_Msk #define GPIO_BRR_BR13 GPIO_BSRR_BR13 #define GPIO_BRR_BR13_Pos GPIO_BSRR_BR13_Pos #define GPIO_BRR_BR13_Msk GPIO_BSRR_BR13_Msk #define GPIO_BRR_BR14 GPIO_BSRR_BR14 #define GPIO_BRR_BR14_Pos GPIO_BSRR_BR14_Pos #define GPIO_BRR_BR14_Msk GPIO_BSRR_BR14_Msk #define GPIO_BRR_BR15 GPIO_BSRR_BR15 #define GPIO_BRR_BR15_Pos GPIO_BSRR_BR15_Pos #define GPIO_BRR_BR15_Msk GPIO_BSRR_BR15_Msk /****************** Bit definition for GPIO_LCKR register *********************/ #define GPIO_LCKR_LCK0_Pos (0U) #define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ #define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk #define GPIO_LCKR_LCK1_Pos (1U) #define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ #define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk #define GPIO_LCKR_LCK2_Pos (2U) #define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ #define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk #define GPIO_LCKR_LCK3_Pos (3U) #define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ #define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk #define GPIO_LCKR_LCK4_Pos (4U) #define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ #define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk #define GPIO_LCKR_LCK5_Pos (5U) #define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ #define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk #define GPIO_LCKR_LCK6_Pos (6U) #define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ #define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk #define GPIO_LCKR_LCK7_Pos (7U) #define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ #define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk #define GPIO_LCKR_LCK8_Pos (8U) #define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ #define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk #define GPIO_LCKR_LCK9_Pos (9U) #define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ #define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk #define GPIO_LCKR_LCK10_Pos (10U) #define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ #define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk #define GPIO_LCKR_LCK11_Pos (11U) #define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ #define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk #define GPIO_LCKR_LCK12_Pos (12U) #define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ #define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk #define GPIO_LCKR_LCK13_Pos (13U) #define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ #define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk #define GPIO_LCKR_LCK14_Pos (14U) #define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ #define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk #define GPIO_LCKR_LCK15_Pos (15U) #define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ #define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk #define GPIO_LCKR_LCKK_Pos (16U) #define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ #define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk /****************** Bit definition for GPIO_AFRL register *********************/ #define GPIO_AFRL_AFSEL0_Pos (0U) #define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ #define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk #define GPIO_AFRL_AFSEL0_0 (0x1UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ #define GPIO_AFRL_AFSEL0_1 (0x2UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ #define GPIO_AFRL_AFSEL0_2 (0x4UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ #define GPIO_AFRL_AFSEL0_3 (0x8UL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ #define GPIO_AFRL_AFSEL1_Pos (4U) #define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ #define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk #define GPIO_AFRL_AFSEL1_0 (0x1UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ #define GPIO_AFRL_AFSEL1_1 (0x2UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ #define GPIO_AFRL_AFSEL1_2 (0x4UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ #define GPIO_AFRL_AFSEL1_3 (0x8UL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ #define GPIO_AFRL_AFSEL2_Pos (8U) #define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ #define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk #define GPIO_AFRL_AFSEL2_0 (0x1UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ #define GPIO_AFRL_AFSEL2_1 (0x2UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ #define GPIO_AFRL_AFSEL2_2 (0x4UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ #define GPIO_AFRL_AFSEL2_3 (0x8UL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ #define GPIO_AFRL_AFSEL3_Pos (12U) #define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ #define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk #define GPIO_AFRL_AFSEL3_0 (0x1UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ #define GPIO_AFRL_AFSEL3_1 (0x2UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ #define GPIO_AFRL_AFSEL3_2 (0x4UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ #define GPIO_AFRL_AFSEL3_3 (0x8UL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ #define GPIO_AFRL_AFSEL4_Pos (16U) #define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ #define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk #define GPIO_AFRL_AFSEL4_0 (0x1UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ #define GPIO_AFRL_AFSEL4_1 (0x2UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ #define GPIO_AFRL_AFSEL4_2 (0x4UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ #define GPIO_AFRL_AFSEL4_3 (0x8UL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ #define GPIO_AFRL_AFSEL5_Pos (20U) #define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ #define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk #define GPIO_AFRL_AFSEL5_0 (0x1UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ #define GPIO_AFRL_AFSEL5_1 (0x2UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ #define GPIO_AFRL_AFSEL5_2 (0x4UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ #define GPIO_AFRL_AFSEL5_3 (0x8UL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ #define GPIO_AFRL_AFSEL6_Pos (24U) #define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ #define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk #define GPIO_AFRL_AFSEL6_0 (0x1UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ #define GPIO_AFRL_AFSEL6_1 (0x2UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ #define GPIO_AFRL_AFSEL6_2 (0x4UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ #define GPIO_AFRL_AFSEL6_3 (0x8UL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ #define GPIO_AFRL_AFSEL7_Pos (28U) #define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ #define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk #define GPIO_AFRL_AFSEL7_0 (0x1UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ #define GPIO_AFRL_AFSEL7_1 (0x2UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ #define GPIO_AFRL_AFSEL7_2 (0x4UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ #define GPIO_AFRL_AFSEL7_3 (0x8UL << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ /* Legacy defines */ #define GPIO_AFRL_AFRL0 GPIO_AFRL_AFSEL0 #define GPIO_AFRL_AFRL0_0 GPIO_AFRL_AFSEL0_0 #define GPIO_AFRL_AFRL0_1 GPIO_AFRL_AFSEL0_1 #define GPIO_AFRL_AFRL0_2 GPIO_AFRL_AFSEL0_2 #define GPIO_AFRL_AFRL0_3 GPIO_AFRL_AFSEL0_3 #define GPIO_AFRL_AFRL1 GPIO_AFRL_AFSEL1 #define GPIO_AFRL_AFRL1_0 GPIO_AFRL_AFSEL1_0 #define GPIO_AFRL_AFRL1_1 GPIO_AFRL_AFSEL1_1 #define GPIO_AFRL_AFRL1_2 GPIO_AFRL_AFSEL1_2 #define GPIO_AFRL_AFRL1_3 GPIO_AFRL_AFSEL1_3 #define GPIO_AFRL_AFRL2 GPIO_AFRL_AFSEL2 #define GPIO_AFRL_AFRL2_0 GPIO_AFRL_AFSEL2_0 #define GPIO_AFRL_AFRL2_1 GPIO_AFRL_AFSEL2_1 #define GPIO_AFRL_AFRL2_2 GPIO_AFRL_AFSEL2_2 #define GPIO_AFRL_AFRL2_3 GPIO_AFRL_AFSEL2_3 #define GPIO_AFRL_AFRL3 GPIO_AFRL_AFSEL3 #define GPIO_AFRL_AFRL3_0 GPIO_AFRL_AFSEL3_0 #define GPIO_AFRL_AFRL3_1 GPIO_AFRL_AFSEL3_1 #define GPIO_AFRL_AFRL3_2 GPIO_AFRL_AFSEL3_2 #define GPIO_AFRL_AFRL3_3 GPIO_AFRL_AFSEL3_3 #define GPIO_AFRL_AFRL4 GPIO_AFRL_AFSEL4 #define GPIO_AFRL_AFRL4_0 GPIO_AFRL_AFSEL4_0 #define GPIO_AFRL_AFRL4_1 GPIO_AFRL_AFSEL4_1 #define GPIO_AFRL_AFRL4_2 GPIO_AFRL_AFSEL4_2 #define GPIO_AFRL_AFRL4_3 GPIO_AFRL_AFSEL4_3 #define GPIO_AFRL_AFRL5 GPIO_AFRL_AFSEL5 #define GPIO_AFRL_AFRL5_0 GPIO_AFRL_AFSEL5_0 #define GPIO_AFRL_AFRL5_1 GPIO_AFRL_AFSEL5_1 #define GPIO_AFRL_AFRL5_2 GPIO_AFRL_AFSEL5_2 #define GPIO_AFRL_AFRL5_3 GPIO_AFRL_AFSEL5_3 #define GPIO_AFRL_AFRL6 GPIO_AFRL_AFSEL6 #define GPIO_AFRL_AFRL6_0 GPIO_AFRL_AFSEL6_0 #define GPIO_AFRL_AFRL6_1 GPIO_AFRL_AFSEL6_1 #define GPIO_AFRL_AFRL6_2 GPIO_AFRL_AFSEL6_2 #define GPIO_AFRL_AFRL6_3 GPIO_AFRL_AFSEL6_3 #define GPIO_AFRL_AFRL7 GPIO_AFRL_AFSEL7 #define GPIO_AFRL_AFRL7_0 GPIO_AFRL_AFSEL7_0 #define GPIO_AFRL_AFRL7_1 GPIO_AFRL_AFSEL7_1 #define GPIO_AFRL_AFRL7_2 GPIO_AFRL_AFSEL7_2 #define GPIO_AFRL_AFRL7_3 GPIO_AFRL_AFSEL7_3 /****************** Bit definition for GPIO_AFRH register *********************/ #define GPIO_AFRH_AFSEL8_Pos (0U) #define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ #define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk #define GPIO_AFRH_AFSEL8_0 (0x1UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ #define GPIO_AFRH_AFSEL8_1 (0x2UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ #define GPIO_AFRH_AFSEL8_2 (0x4UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ #define GPIO_AFRH_AFSEL8_3 (0x8UL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ #define GPIO_AFRH_AFSEL9_Pos (4U) #define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ #define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk #define GPIO_AFRH_AFSEL9_0 (0x1UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ #define GPIO_AFRH_AFSEL9_1 (0x2UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ #define GPIO_AFRH_AFSEL9_2 (0x4UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ #define GPIO_AFRH_AFSEL9_3 (0x8UL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ #define GPIO_AFRH_AFSEL10_Pos (8U) #define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ #define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk #define GPIO_AFRH_AFSEL10_0 (0x1UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ #define GPIO_AFRH_AFSEL10_1 (0x2UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ #define GPIO_AFRH_AFSEL10_2 (0x4UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ #define GPIO_AFRH_AFSEL10_3 (0x8UL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ #define GPIO_AFRH_AFSEL11_Pos (12U) #define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ #define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk #define GPIO_AFRH_AFSEL11_0 (0x1UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ #define GPIO_AFRH_AFSEL11_1 (0x2UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ #define GPIO_AFRH_AFSEL11_2 (0x4UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ #define GPIO_AFRH_AFSEL11_3 (0x8UL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ #define GPIO_AFRH_AFSEL12_Pos (16U) #define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ #define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk #define GPIO_AFRH_AFSEL12_0 (0x1UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ #define GPIO_AFRH_AFSEL12_1 (0x2UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ #define GPIO_AFRH_AFSEL12_2 (0x4UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ #define GPIO_AFRH_AFSEL12_3 (0x8UL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ #define GPIO_AFRH_AFSEL13_Pos (20U) #define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ #define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk #define GPIO_AFRH_AFSEL13_0 (0x1UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ #define GPIO_AFRH_AFSEL13_1 (0x2UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ #define GPIO_AFRH_AFSEL13_2 (0x4UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ #define GPIO_AFRH_AFSEL13_3 (0x8UL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ #define GPIO_AFRH_AFSEL14_Pos (24U) #define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ #define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk #define GPIO_AFRH_AFSEL14_0 (0x1UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ #define GPIO_AFRH_AFSEL14_1 (0x2UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ #define GPIO_AFRH_AFSEL14_2 (0x4UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ #define GPIO_AFRH_AFSEL14_3 (0x8UL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ #define GPIO_AFRH_AFSEL15_Pos (28U) #define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ #define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk #define GPIO_AFRH_AFSEL15_0 (0x1UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ #define GPIO_AFRH_AFSEL15_1 (0x2UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ #define GPIO_AFRH_AFSEL15_2 (0x4UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ #define GPIO_AFRH_AFSEL15_3 (0x8UL << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ /* Legacy defines */ #define GPIO_AFRH_AFRH0 GPIO_AFRH_AFSEL8 #define GPIO_AFRH_AFRH0_0 GPIO_AFRH_AFSEL8_0 #define GPIO_AFRH_AFRH0_1 GPIO_AFRH_AFSEL8_1 #define GPIO_AFRH_AFRH0_2 GPIO_AFRH_AFSEL8_2 #define GPIO_AFRH_AFRH0_3 GPIO_AFRH_AFSEL8_3 #define GPIO_AFRH_AFRH1 GPIO_AFRH_AFSEL9 #define GPIO_AFRH_AFRH1_0 GPIO_AFRH_AFSEL9_0 #define GPIO_AFRH_AFRH1_1 GPIO_AFRH_AFSEL9_1 #define GPIO_AFRH_AFRH1_2 GPIO_AFRH_AFSEL9_2 #define GPIO_AFRH_AFRH1_3 GPIO_AFRH_AFSEL9_3 #define GPIO_AFRH_AFRH2 GPIO_AFRH_AFSEL10 #define GPIO_AFRH_AFRH2_0 GPIO_AFRH_AFSEL10_0 #define GPIO_AFRH_AFRH2_1 GPIO_AFRH_AFSEL10_1 #define GPIO_AFRH_AFRH2_2 GPIO_AFRH_AFSEL10_2 #define GPIO_AFRH_AFRH2_3 GPIO_AFRH_AFSEL10_3 #define GPIO_AFRH_AFRH3 GPIO_AFRH_AFSEL11 #define GPIO_AFRH_AFRH3_0 GPIO_AFRH_AFSEL11_0 #define GPIO_AFRH_AFRH3_1 GPIO_AFRH_AFSEL11_1 #define GPIO_AFRH_AFRH3_2 GPIO_AFRH_AFSEL11_2 #define GPIO_AFRH_AFRH3_3 GPIO_AFRH_AFSEL11_3 #define GPIO_AFRH_AFRH4 GPIO_AFRH_AFSEL12 #define GPIO_AFRH_AFRH4_0 GPIO_AFRH_AFSEL12_0 #define GPIO_AFRH_AFRH4_1 GPIO_AFRH_AFSEL12_1 #define GPIO_AFRH_AFRH4_2 GPIO_AFRH_AFSEL12_2 #define GPIO_AFRH_AFRH4_3 GPIO_AFRH_AFSEL12_3 #define GPIO_AFRH_AFRH5 GPIO_AFRH_AFSEL13 #define GPIO_AFRH_AFRH5_0 GPIO_AFRH_AFSEL13_0 #define GPIO_AFRH_AFRH5_1 GPIO_AFRH_AFSEL13_1 #define GPIO_AFRH_AFRH5_2 GPIO_AFRH_AFSEL13_2 #define GPIO_AFRH_AFRH5_3 GPIO_AFRH_AFSEL13_3 #define GPIO_AFRH_AFRH6 GPIO_AFRH_AFSEL14 #define GPIO_AFRH_AFRH6_0 GPIO_AFRH_AFSEL14_0 #define GPIO_AFRH_AFRH6_1 GPIO_AFRH_AFSEL14_1 #define GPIO_AFRH_AFRH6_2 GPIO_AFRH_AFSEL14_2 #define GPIO_AFRH_AFRH6_3 GPIO_AFRH_AFSEL14_3 #define GPIO_AFRH_AFRH7 GPIO_AFRH_AFSEL15 #define GPIO_AFRH_AFRH7_0 GPIO_AFRH_AFSEL15_0 #define GPIO_AFRH_AFRH7_1 GPIO_AFRH_AFSEL15_1 #define GPIO_AFRH_AFRH7_2 GPIO_AFRH_AFSEL15_2 #define GPIO_AFRH_AFRH7_3 GPIO_AFRH_AFSEL15_3 /******************************************************************************/ /* */ /* Inter-integrated Circuit Interface */ /* */ /******************************************************************************/ /******************* Bit definition for I2C_CR1 register ********************/ #define I2C_CR1_PE_Pos (0U) #define I2C_CR1_PE_Msk (0x1UL << I2C_CR1_PE_Pos) /*!< 0x00000001 */ #define I2C_CR1_PE I2C_CR1_PE_Msk /*!<Peripheral Enable */ #define I2C_CR1_SMBUS_Pos (1U) #define I2C_CR1_SMBUS_Msk (0x1UL << I2C_CR1_SMBUS_Pos) /*!< 0x00000002 */ #define I2C_CR1_SMBUS I2C_CR1_SMBUS_Msk /*!<SMBus Mode */ #define I2C_CR1_SMBTYPE_Pos (3U) #define I2C_CR1_SMBTYPE_Msk (0x1UL << I2C_CR1_SMBTYPE_Pos) /*!< 0x00000008 */ #define I2C_CR1_SMBTYPE I2C_CR1_SMBTYPE_Msk /*!<SMBus Type */ #define I2C_CR1_ENARP_Pos (4U) #define I2C_CR1_ENARP_Msk (0x1UL << I2C_CR1_ENARP_Pos) /*!< 0x00000010 */ #define I2C_CR1_ENARP I2C_CR1_ENARP_Msk /*!<ARP Enable */ #define I2C_CR1_ENPEC_Pos (5U) #define I2C_CR1_ENPEC_Msk (0x1UL << I2C_CR1_ENPEC_Pos) /*!< 0x00000020 */ #define I2C_CR1_ENPEC I2C_CR1_ENPEC_Msk /*!<PEC Enable */ #define I2C_CR1_ENGC_Pos (6U) #define I2C_CR1_ENGC_Msk (0x1UL << I2C_CR1_ENGC_Pos) /*!< 0x00000040 */ #define I2C_CR1_ENGC I2C_CR1_ENGC_Msk /*!<General Call Enable */ #define I2C_CR1_NOSTRETCH_Pos (7U) #define I2C_CR1_NOSTRETCH_Msk (0x1UL << I2C_CR1_NOSTRETCH_Pos) /*!< 0x00000080 */ #define I2C_CR1_NOSTRETCH I2C_CR1_NOSTRETCH_Msk /*!<Clock Stretching Disable (Slave mode) */ #define I2C_CR1_START_Pos (8U) #define I2C_CR1_START_Msk (0x1UL << I2C_CR1_START_Pos) /*!< 0x00000100 */ #define I2C_CR1_START I2C_CR1_START_Msk /*!<Start Generation */ #define I2C_CR1_STOP_Pos (9U) #define I2C_CR1_STOP_Msk (0x1UL << I2C_CR1_STOP_Pos) /*!< 0x00000200 */ #define I2C_CR1_STOP I2C_CR1_STOP_Msk /*!<Stop Generation */ #define I2C_CR1_ACK_Pos (10U) #define I2C_CR1_ACK_Msk (0x1UL << I2C_CR1_ACK_Pos) /*!< 0x00000400 */ #define I2C_CR1_ACK I2C_CR1_ACK_Msk /*!<Acknowledge Enable */ #define I2C_CR1_POS_Pos (11U) #define I2C_CR1_POS_Msk (0x1UL << I2C_CR1_POS_Pos) /*!< 0x00000800 */ #define I2C_CR1_POS I2C_CR1_POS_Msk /*!<Acknowledge/PEC Position (for data reception) */ #define I2C_CR1_PEC_Pos (12U) #define I2C_CR1_PEC_Msk (0x1UL << I2C_CR1_PEC_Pos) /*!< 0x00001000 */ #define I2C_CR1_PEC I2C_CR1_PEC_Msk /*!<Packet Error Checking */ #define I2C_CR1_ALERT_Pos (13U) #define I2C_CR1_ALERT_Msk (0x1UL << I2C_CR1_ALERT_Pos) /*!< 0x00002000 */ #define I2C_CR1_ALERT I2C_CR1_ALERT_Msk /*!<SMBus Alert */ #define I2C_CR1_SWRST_Pos (15U) #define I2C_CR1_SWRST_Msk (0x1UL << I2C_CR1_SWRST_Pos) /*!< 0x00008000 */ #define I2C_CR1_SWRST I2C_CR1_SWRST_Msk /*!<Software Reset */ /******************* Bit definition for I2C_CR2 register ********************/ #define I2C_CR2_FREQ_Pos (0U) #define I2C_CR2_FREQ_Msk (0x3FUL << I2C_CR2_FREQ_Pos) /*!< 0x0000003F */ #define I2C_CR2_FREQ I2C_CR2_FREQ_Msk /*!<FREQ[5:0] bits (Peripheral Clock Frequency) */ #define I2C_CR2_FREQ_0 (0x01UL << I2C_CR2_FREQ_Pos) /*!< 0x00000001 */ #define I2C_CR2_FREQ_1 (0x02UL << I2C_CR2_FREQ_Pos) /*!< 0x00000002 */ #define I2C_CR2_FREQ_2 (0x04UL << I2C_CR2_FREQ_Pos) /*!< 0x00000004 */ #define I2C_CR2_FREQ_3 (0x08UL << I2C_CR2_FREQ_Pos) /*!< 0x00000008 */ #define I2C_CR2_FREQ_4 (0x10UL << I2C_CR2_FREQ_Pos) /*!< 0x00000010 */ #define I2C_CR2_FREQ_5 (0x20UL << I2C_CR2_FREQ_Pos) /*!< 0x00000020 */ #define I2C_CR2_ITERREN_Pos (8U) #define I2C_CR2_ITERREN_Msk (0x1UL << I2C_CR2_ITERREN_Pos) /*!< 0x00000100 */ #define I2C_CR2_ITERREN I2C_CR2_ITERREN_Msk /*!<Error Interrupt Enable */ #define I2C_CR2_ITEVTEN_Pos (9U) #define I2C_CR2_ITEVTEN_Msk (0x1UL << I2C_CR2_ITEVTEN_Pos) /*!< 0x00000200 */ #define I2C_CR2_ITEVTEN I2C_CR2_ITEVTEN_Msk /*!<Event Interrupt Enable */ #define I2C_CR2_ITBUFEN_Pos (10U) #define I2C_CR2_ITBUFEN_Msk (0x1UL << I2C_CR2_ITBUFEN_Pos) /*!< 0x00000400 */ #define I2C_CR2_ITBUFEN I2C_CR2_ITBUFEN_Msk /*!<Buffer Interrupt Enable */ #define I2C_CR2_DMAEN_Pos (11U) #define I2C_CR2_DMAEN_Msk (0x1UL << I2C_CR2_DMAEN_Pos) /*!< 0x00000800 */ #define I2C_CR2_DMAEN I2C_CR2_DMAEN_Msk /*!<DMA Requests Enable */ #define I2C_CR2_LAST_Pos (12U) #define I2C_CR2_LAST_Msk (0x1UL << I2C_CR2_LAST_Pos) /*!< 0x00001000 */ #define I2C_CR2_LAST I2C_CR2_LAST_Msk /*!<DMA Last Transfer */ /******************* Bit definition for I2C_OAR1 register *******************/ #define I2C_OAR1_ADD1_7 0x000000FEU /*!<Interface Address */ #define I2C_OAR1_ADD8_9 0x00000300U /*!<Interface Address */ #define I2C_OAR1_ADD0_Pos (0U) #define I2C_OAR1_ADD0_Msk (0x1UL << I2C_OAR1_ADD0_Pos) /*!< 0x00000001 */ #define I2C_OAR1_ADD0 I2C_OAR1_ADD0_Msk /*!<Bit 0 */ #define I2C_OAR1_ADD1_Pos (1U) #define I2C_OAR1_ADD1_Msk (0x1UL << I2C_OAR1_ADD1_Pos) /*!< 0x00000002 */ #define I2C_OAR1_ADD1 I2C_OAR1_ADD1_Msk /*!<Bit 1 */ #define I2C_OAR1_ADD2_Pos (2U) #define I2C_OAR1_ADD2_Msk (0x1UL << I2C_OAR1_ADD2_Pos) /*!< 0x00000004 */ #define I2C_OAR1_ADD2 I2C_OAR1_ADD2_Msk /*!<Bit 2 */ #define I2C_OAR1_ADD3_Pos (3U) #define I2C_OAR1_ADD3_Msk (0x1UL << I2C_OAR1_ADD3_Pos) /*!< 0x00000008 */ #define I2C_OAR1_ADD3 I2C_OAR1_ADD3_Msk /*!<Bit 3 */ #define I2C_OAR1_ADD4_Pos (4U) #define I2C_OAR1_ADD4_Msk (0x1UL << I2C_OAR1_ADD4_Pos) /*!< 0x00000010 */ #define I2C_OAR1_ADD4 I2C_OAR1_ADD4_Msk /*!<Bit 4 */ #define I2C_OAR1_ADD5_Pos (5U) #define I2C_OAR1_ADD5_Msk (0x1UL << I2C_OAR1_ADD5_Pos) /*!< 0x00000020 */ #define I2C_OAR1_ADD5 I2C_OAR1_ADD5_Msk /*!<Bit 5 */ #define I2C_OAR1_ADD6_Pos (6U) #define I2C_OAR1_ADD6_Msk (0x1UL << I2C_OAR1_ADD6_Pos) /*!< 0x00000040 */ #define I2C_OAR1_ADD6 I2C_OAR1_ADD6_Msk /*!<Bit 6 */ #define I2C_OAR1_ADD7_Pos (7U) #define I2C_OAR1_ADD7_Msk (0x1UL << I2C_OAR1_ADD7_Pos) /*!< 0x00000080 */ #define I2C_OAR1_ADD7 I2C_OAR1_ADD7_Msk /*!<Bit 7 */ #define I2C_OAR1_ADD8_Pos (8U) #define I2C_OAR1_ADD8_Msk (0x1UL << I2C_OAR1_ADD8_Pos) /*!< 0x00000100 */ #define I2C_OAR1_ADD8 I2C_OAR1_ADD8_Msk /*!<Bit 8 */ #define I2C_OAR1_ADD9_Pos (9U) #define I2C_OAR1_ADD9_Msk (0x1UL << I2C_OAR1_ADD9_Pos) /*!< 0x00000200 */ #define I2C_OAR1_ADD9 I2C_OAR1_ADD9_Msk /*!<Bit 9 */ #define I2C_OAR1_ADDMODE_Pos (15U) #define I2C_OAR1_ADDMODE_Msk (0x1UL << I2C_OAR1_ADDMODE_Pos) /*!< 0x00008000 */ #define I2C_OAR1_ADDMODE I2C_OAR1_ADDMODE_Msk /*!<Addressing Mode (Slave mode) */ /******************* Bit definition for I2C_OAR2 register *******************/ #define I2C_OAR2_ENDUAL_Pos (0U) #define I2C_OAR2_ENDUAL_Msk (0x1UL << I2C_OAR2_ENDUAL_Pos) /*!< 0x00000001 */ #define I2C_OAR2_ENDUAL I2C_OAR2_ENDUAL_Msk /*!<Dual addressing mode enable */ #define I2C_OAR2_ADD2_Pos (1U) #define I2C_OAR2_ADD2_Msk (0x7FUL << I2C_OAR2_ADD2_Pos) /*!< 0x000000FE */ #define I2C_OAR2_ADD2 I2C_OAR2_ADD2_Msk /*!<Interface address */ /******************** Bit definition for I2C_DR register ********************/ #define I2C_DR_DR_Pos (0U) #define I2C_DR_DR_Msk (0xFFUL << I2C_DR_DR_Pos) /*!< 0x000000FF */ #define I2C_DR_DR I2C_DR_DR_Msk /*!<8-bit Data Register */ /******************* Bit definition for I2C_SR1 register ********************/ #define I2C_SR1_SB_Pos (0U) #define I2C_SR1_SB_Msk (0x1UL << I2C_SR1_SB_Pos) /*!< 0x00000001 */ #define I2C_SR1_SB I2C_SR1_SB_Msk /*!<Start Bit (Master mode) */ #define I2C_SR1_ADDR_Pos (1U) #define I2C_SR1_ADDR_Msk (0x1UL << I2C_SR1_ADDR_Pos) /*!< 0x00000002 */ #define I2C_SR1_ADDR I2C_SR1_ADDR_Msk /*!<Address sent (master mode)/matched (slave mode) */ #define I2C_SR1_BTF_Pos (2U) #define I2C_SR1_BTF_Msk (0x1UL << I2C_SR1_BTF_Pos) /*!< 0x00000004 */ #define I2C_SR1_BTF I2C_SR1_BTF_Msk /*!<Byte Transfer Finished */ #define I2C_SR1_ADD10_Pos (3U) #define I2C_SR1_ADD10_Msk (0x1UL << I2C_SR1_ADD10_Pos) /*!< 0x00000008 */ #define I2C_SR1_ADD10 I2C_SR1_ADD10_Msk /*!<10-bit header sent (Master mode) */ #define I2C_SR1_STOPF_Pos (4U) #define I2C_SR1_STOPF_Msk (0x1UL << I2C_SR1_STOPF_Pos) /*!< 0x00000010 */ #define I2C_SR1_STOPF I2C_SR1_STOPF_Msk /*!<Stop detection (Slave mode) */ #define I2C_SR1_RXNE_Pos (6U) #define I2C_SR1_RXNE_Msk (0x1UL << I2C_SR1_RXNE_Pos) /*!< 0x00000040 */ #define I2C_SR1_RXNE I2C_SR1_RXNE_Msk /*!<Data Register not Empty (receivers) */ #define I2C_SR1_TXE_Pos (7U) #define I2C_SR1_TXE_Msk (0x1UL << I2C_SR1_TXE_Pos) /*!< 0x00000080 */ #define I2C_SR1_TXE I2C_SR1_TXE_Msk /*!<Data Register Empty (transmitters) */ #define I2C_SR1_BERR_Pos (8U) #define I2C_SR1_BERR_Msk (0x1UL << I2C_SR1_BERR_Pos) /*!< 0x00000100 */ #define I2C_SR1_BERR I2C_SR1_BERR_Msk /*!<Bus Error */ #define I2C_SR1_ARLO_Pos (9U) #define I2C_SR1_ARLO_Msk (0x1UL << I2C_SR1_ARLO_Pos) /*!< 0x00000200 */ #define I2C_SR1_ARLO I2C_SR1_ARLO_Msk /*!<Arbitration Lost (master mode) */ #define I2C_SR1_AF_Pos (10U) #define I2C_SR1_AF_Msk (0x1UL << I2C_SR1_AF_Pos) /*!< 0x00000400 */ #define I2C_SR1_AF I2C_SR1_AF_Msk /*!<Acknowledge Failure */ #define I2C_SR1_OVR_Pos (11U) #define I2C_SR1_OVR_Msk (0x1UL << I2C_SR1_OVR_Pos) /*!< 0x00000800 */ #define I2C_SR1_OVR I2C_SR1_OVR_Msk /*!<Overrun/Underrun */ #define I2C_SR1_PECERR_Pos (12U) #define I2C_SR1_PECERR_Msk (0x1UL << I2C_SR1_PECERR_Pos) /*!< 0x00001000 */ #define I2C_SR1_PECERR I2C_SR1_PECERR_Msk /*!<PEC Error in reception */ #define I2C_SR1_TIMEOUT_Pos (14U) #define I2C_SR1_TIMEOUT_Msk (0x1UL << I2C_SR1_TIMEOUT_Pos) /*!< 0x00004000 */ #define I2C_SR1_TIMEOUT I2C_SR1_TIMEOUT_Msk /*!<Timeout or Tlow Error */ #define I2C_SR1_SMBALERT_Pos (15U) #define I2C_SR1_SMBALERT_Msk (0x1UL << I2C_SR1_SMBALERT_Pos) /*!< 0x00008000 */ #define I2C_SR1_SMBALERT I2C_SR1_SMBALERT_Msk /*!<SMBus Alert */ /******************* Bit definition for I2C_SR2 register ********************/ #define I2C_SR2_MSL_Pos (0U) #define I2C_SR2_MSL_Msk (0x1UL << I2C_SR2_MSL_Pos) /*!< 0x00000001 */ #define I2C_SR2_MSL I2C_SR2_MSL_Msk /*!<Master/Slave */ #define I2C_SR2_BUSY_Pos (1U) #define I2C_SR2_BUSY_Msk (0x1UL << I2C_SR2_BUSY_Pos) /*!< 0x00000002 */ #define I2C_SR2_BUSY I2C_SR2_BUSY_Msk /*!<Bus Busy */ #define I2C_SR2_TRA_Pos (2U) #define I2C_SR2_TRA_Msk (0x1UL << I2C_SR2_TRA_Pos) /*!< 0x00000004 */ #define I2C_SR2_TRA I2C_SR2_TRA_Msk /*!<Transmitter/Receiver */ #define I2C_SR2_GENCALL_Pos (4U) #define I2C_SR2_GENCALL_Msk (0x1UL << I2C_SR2_GENCALL_Pos) /*!< 0x00000010 */ #define I2C_SR2_GENCALL I2C_SR2_GENCALL_Msk /*!<General Call Address (Slave mode) */ #define I2C_SR2_SMBDEFAULT_Pos (5U) #define I2C_SR2_SMBDEFAULT_Msk (0x1UL << I2C_SR2_SMBDEFAULT_Pos) /*!< 0x00000020 */ #define I2C_SR2_SMBDEFAULT I2C_SR2_SMBDEFAULT_Msk /*!<SMBus Device Default Address (Slave mode) */ #define I2C_SR2_SMBHOST_Pos (6U) #define I2C_SR2_SMBHOST_Msk (0x1UL << I2C_SR2_SMBHOST_Pos) /*!< 0x00000040 */ #define I2C_SR2_SMBHOST I2C_SR2_SMBHOST_Msk /*!<SMBus Host Header (Slave mode) */ #define I2C_SR2_DUALF_Pos (7U) #define I2C_SR2_DUALF_Msk (0x1UL << I2C_SR2_DUALF_Pos) /*!< 0x00000080 */ #define I2C_SR2_DUALF I2C_SR2_DUALF_Msk /*!<Dual Flag (Slave mode) */ #define I2C_SR2_PEC_Pos (8U) #define I2C_SR2_PEC_Msk (0xFFUL << I2C_SR2_PEC_Pos) /*!< 0x0000FF00 */ #define I2C_SR2_PEC I2C_SR2_PEC_Msk /*!<Packet Error Checking Register */ /******************* Bit definition for I2C_CCR register ********************/ #define I2C_CCR_CCR_Pos (0U) #define I2C_CCR_CCR_Msk (0xFFFUL << I2C_CCR_CCR_Pos) /*!< 0x00000FFF */ #define I2C_CCR_CCR I2C_CCR_CCR_Msk /*!<Clock Control Register in Fast/Standard mode (Master mode) */ #define I2C_CCR_DUTY_Pos (14U) #define I2C_CCR_DUTY_Msk (0x1UL << I2C_CCR_DUTY_Pos) /*!< 0x00004000 */ #define I2C_CCR_DUTY I2C_CCR_DUTY_Msk /*!<Fast Mode Duty Cycle */ #define I2C_CCR_FS_Pos (15U) #define I2C_CCR_FS_Msk (0x1UL << I2C_CCR_FS_Pos) /*!< 0x00008000 */ #define I2C_CCR_FS I2C_CCR_FS_Msk /*!<I2C Master Mode Selection */ /****************** Bit definition for I2C_TRISE register *******************/ #define I2C_TRISE_TRISE_Pos (0U) #define I2C_TRISE_TRISE_Msk (0x3FUL << I2C_TRISE_TRISE_Pos) /*!< 0x0000003F */ #define I2C_TRISE_TRISE I2C_TRISE_TRISE_Msk /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */ /****************** Bit definition for I2C_FLTR register *******************/ #define I2C_FLTR_DNF_Pos (0U) #define I2C_FLTR_DNF_Msk (0xFUL << I2C_FLTR_DNF_Pos) /*!< 0x0000000F */ #define I2C_FLTR_DNF I2C_FLTR_DNF_Msk /*!<Digital Noise Filter */ #define I2C_FLTR_ANOFF_Pos (4U) #define I2C_FLTR_ANOFF_Msk (0x1UL << I2C_FLTR_ANOFF_Pos) /*!< 0x00000010 */ #define I2C_FLTR_ANOFF I2C_FLTR_ANOFF_Msk /*!<Analog Noise Filter OFF */ /******************************************************************************/ /* */ /* Fast Mode Plus Inter-integrated Circuit Interface (I2C) */ /* */ /******************************************************************************/ /******************* Bit definition for I2C_CR1 register *******************/ #define FMPI2C_CR1_PE_Pos (0U) #define FMPI2C_CR1_PE_Msk (0x1UL << FMPI2C_CR1_PE_Pos) /*!< 0x00000001 */ #define FMPI2C_CR1_PE FMPI2C_CR1_PE_Msk /*!< Peripheral enable */ #define FMPI2C_CR1_TXIE_Pos (1U) #define FMPI2C_CR1_TXIE_Msk (0x1UL << FMPI2C_CR1_TXIE_Pos) /*!< 0x00000002 */ #define FMPI2C_CR1_TXIE FMPI2C_CR1_TXIE_Msk /*!< TX interrupt enable */ #define FMPI2C_CR1_RXIE_Pos (2U) #define FMPI2C_CR1_RXIE_Msk (0x1UL << FMPI2C_CR1_RXIE_Pos) /*!< 0x00000004 */ #define FMPI2C_CR1_RXIE FMPI2C_CR1_RXIE_Msk /*!< RX interrupt enable */ #define FMPI2C_CR1_ADDRIE_Pos (3U) #define FMPI2C_CR1_ADDRIE_Msk (0x1UL << FMPI2C_CR1_ADDRIE_Pos) /*!< 0x00000008 */ #define FMPI2C_CR1_ADDRIE FMPI2C_CR1_ADDRIE_Msk /*!< Address match interrupt enable */ #define FMPI2C_CR1_NACKIE_Pos (4U) #define FMPI2C_CR1_NACKIE_Msk (0x1UL << FMPI2C_CR1_NACKIE_Pos) /*!< 0x00000010 */ #define FMPI2C_CR1_NACKIE FMPI2C_CR1_NACKIE_Msk /*!< NACK received interrupt enable */ #define FMPI2C_CR1_STOPIE_Pos (5U) #define FMPI2C_CR1_STOPIE_Msk (0x1UL << FMPI2C_CR1_STOPIE_Pos) /*!< 0x00000020 */ #define FMPI2C_CR1_STOPIE FMPI2C_CR1_STOPIE_Msk /*!< STOP detection interrupt enable */ #define FMPI2C_CR1_TCIE_Pos (6U) #define FMPI2C_CR1_TCIE_Msk (0x1UL << FMPI2C_CR1_TCIE_Pos) /*!< 0x00000040 */ #define FMPI2C_CR1_TCIE FMPI2C_CR1_TCIE_Msk /*!< Transfer complete interrupt enable */ #define FMPI2C_CR1_ERRIE_Pos (7U) #define FMPI2C_CR1_ERRIE_Msk (0x1UL << FMPI2C_CR1_ERRIE_Pos) /*!< 0x00000080 */ #define FMPI2C_CR1_ERRIE FMPI2C_CR1_ERRIE_Msk /*!< Errors interrupt enable */ #define FMPI2C_CR1_DNF_Pos (8U) #define FMPI2C_CR1_DNF_Msk (0xFUL << FMPI2C_CR1_DNF_Pos) /*!< 0x00000F00 */ #define FMPI2C_CR1_DNF FMPI2C_CR1_DNF_Msk /*!< Digital noise filter */ #define FMPI2C_CR1_ANFOFF_Pos (12U) #define FMPI2C_CR1_ANFOFF_Msk (0x1UL << FMPI2C_CR1_ANFOFF_Pos) /*!< 0x00001000 */ #define FMPI2C_CR1_ANFOFF FMPI2C_CR1_ANFOFF_Msk /*!< Analog noise filter OFF */ #define FMPI2C_CR1_TXDMAEN_Pos (14U) #define FMPI2C_CR1_TXDMAEN_Msk (0x1UL << FMPI2C_CR1_TXDMAEN_Pos) /*!< 0x00004000 */ #define FMPI2C_CR1_TXDMAEN FMPI2C_CR1_TXDMAEN_Msk /*!< DMA transmission requests enable */ #define FMPI2C_CR1_RXDMAEN_Pos (15U) #define FMPI2C_CR1_RXDMAEN_Msk (0x1UL << FMPI2C_CR1_RXDMAEN_Pos) /*!< 0x00008000 */ #define FMPI2C_CR1_RXDMAEN FMPI2C_CR1_RXDMAEN_Msk /*!< DMA reception requests enable */ #define FMPI2C_CR1_SBC_Pos (16U) #define FMPI2C_CR1_SBC_Msk (0x1UL << FMPI2C_CR1_SBC_Pos) /*!< 0x00010000 */ #define FMPI2C_CR1_SBC FMPI2C_CR1_SBC_Msk /*!< Slave byte control */ #define FMPI2C_CR1_NOSTRETCH_Pos (17U) #define FMPI2C_CR1_NOSTRETCH_Msk (0x1UL << FMPI2C_CR1_NOSTRETCH_Pos) /*!< 0x00020000 */ #define FMPI2C_CR1_NOSTRETCH FMPI2C_CR1_NOSTRETCH_Msk /*!< Clock stretching disable */ #define FMPI2C_CR1_GCEN_Pos (19U) #define FMPI2C_CR1_GCEN_Msk (0x1UL << FMPI2C_CR1_GCEN_Pos) /*!< 0x00080000 */ #define FMPI2C_CR1_GCEN FMPI2C_CR1_GCEN_Msk /*!< General call enable */ #define FMPI2C_CR1_SMBHEN_Pos (20U) #define FMPI2C_CR1_SMBHEN_Msk (0x1UL << FMPI2C_CR1_SMBHEN_Pos) /*!< 0x00100000 */ #define FMPI2C_CR1_SMBHEN FMPI2C_CR1_SMBHEN_Msk /*!< SMBus host address enable */ #define FMPI2C_CR1_SMBDEN_Pos (21U) #define FMPI2C_CR1_SMBDEN_Msk (0x1UL << FMPI2C_CR1_SMBDEN_Pos) /*!< 0x00200000 */ #define FMPI2C_CR1_SMBDEN FMPI2C_CR1_SMBDEN_Msk /*!< SMBus device default address enable */ #define FMPI2C_CR1_ALERTEN_Pos (22U) #define FMPI2C_CR1_ALERTEN_Msk (0x1UL << FMPI2C_CR1_ALERTEN_Pos) /*!< 0x00400000 */ #define FMPI2C_CR1_ALERTEN FMPI2C_CR1_ALERTEN_Msk /*!< SMBus alert enable */ #define FMPI2C_CR1_PECEN_Pos (23U) #define FMPI2C_CR1_PECEN_Msk (0x1UL << FMPI2C_CR1_PECEN_Pos) /*!< 0x00800000 */ #define FMPI2C_CR1_PECEN FMPI2C_CR1_PECEN_Msk /*!< PEC enable */ /* Legacy Defines */ #define FMPI2C_CR1_DFN_Pos FMPI2C_CR1_DNF_Pos #define FMPI2C_CR1_DFN_Msk FMPI2C_CR1_DNF_Msk #define FMPI2C_CR1_DFN FMPI2C_CR1_DNF /****************** Bit definition for I2C_CR2 register ********************/ #define FMPI2C_CR2_SADD_Pos (0U) #define FMPI2C_CR2_SADD_Msk (0x3FFUL << FMPI2C_CR2_SADD_Pos) /*!< 0x000003FF */ #define FMPI2C_CR2_SADD FMPI2C_CR2_SADD_Msk /*!< Slave address (master mode) */ #define FMPI2C_CR2_RD_WRN_Pos (10U) #define FMPI2C_CR2_RD_WRN_Msk (0x1UL << FMPI2C_CR2_RD_WRN_Pos) /*!< 0x00000400 */ #define FMPI2C_CR2_RD_WRN FMPI2C_CR2_RD_WRN_Msk /*!< Transfer direction (master mode) */ #define FMPI2C_CR2_ADD10_Pos (11U) #define FMPI2C_CR2_ADD10_Msk (0x1UL << FMPI2C_CR2_ADD10_Pos) /*!< 0x00000800 */ #define FMPI2C_CR2_ADD10 FMPI2C_CR2_ADD10_Msk /*!< 10-bit addressing mode (master mode) */ #define FMPI2C_CR2_HEAD10R_Pos (12U) #define FMPI2C_CR2_HEAD10R_Msk (0x1UL << FMPI2C_CR2_HEAD10R_Pos) /*!< 0x00001000 */ #define FMPI2C_CR2_HEAD10R FMPI2C_CR2_HEAD10R_Msk /*!< 10-bit address header only read direction (master mode) */ #define FMPI2C_CR2_START_Pos (13U) #define FMPI2C_CR2_START_Msk (0x1UL << FMPI2C_CR2_START_Pos) /*!< 0x00002000 */ #define FMPI2C_CR2_START FMPI2C_CR2_START_Msk /*!< START generation */ #define FMPI2C_CR2_STOP_Pos (14U) #define FMPI2C_CR2_STOP_Msk (0x1UL << FMPI2C_CR2_STOP_Pos) /*!< 0x00004000 */ #define FMPI2C_CR2_STOP FMPI2C_CR2_STOP_Msk /*!< STOP generation (master mode) */ #define FMPI2C_CR2_NACK_Pos (15U) #define FMPI2C_CR2_NACK_Msk (0x1UL << FMPI2C_CR2_NACK_Pos) /*!< 0x00008000 */ #define FMPI2C_CR2_NACK FMPI2C_CR2_NACK_Msk /*!< NACK generation (slave mode) */ #define FMPI2C_CR2_NBYTES_Pos (16U) #define FMPI2C_CR2_NBYTES_Msk (0xFFUL << FMPI2C_CR2_NBYTES_Pos) /*!< 0x00FF0000 */ #define FMPI2C_CR2_NBYTES FMPI2C_CR2_NBYTES_Msk /*!< Number of bytes */ #define FMPI2C_CR2_RELOAD_Pos (24U) #define FMPI2C_CR2_RELOAD_Msk (0x1UL << FMPI2C_CR2_RELOAD_Pos) /*!< 0x01000000 */ #define FMPI2C_CR2_RELOAD FMPI2C_CR2_RELOAD_Msk /*!< NBYTES reload mode */ #define FMPI2C_CR2_AUTOEND_Pos (25U) #define FMPI2C_CR2_AUTOEND_Msk (0x1UL << FMPI2C_CR2_AUTOEND_Pos) /*!< 0x02000000 */ #define FMPI2C_CR2_AUTOEND FMPI2C_CR2_AUTOEND_Msk /*!< Automatic end mode (master mode) */ #define FMPI2C_CR2_PECBYTE_Pos (26U) #define FMPI2C_CR2_PECBYTE_Msk (0x1UL << FMPI2C_CR2_PECBYTE_Pos) /*!< 0x04000000 */ #define FMPI2C_CR2_PECBYTE FMPI2C_CR2_PECBYTE_Msk /*!< Packet error checking byte */ /******************* Bit definition for I2C_OAR1 register ******************/ #define FMPI2C_OAR1_OA1_Pos (0U) #define FMPI2C_OAR1_OA1_Msk (0x3FFUL << FMPI2C_OAR1_OA1_Pos) /*!< 0x000003FF */ #define FMPI2C_OAR1_OA1 FMPI2C_OAR1_OA1_Msk /*!< Interface own address 1 */ #define FMPI2C_OAR1_OA1MODE_Pos (10U) #define FMPI2C_OAR1_OA1MODE_Msk (0x1UL << FMPI2C_OAR1_OA1MODE_Pos) /*!< 0x00000400 */ #define FMPI2C_OAR1_OA1MODE FMPI2C_OAR1_OA1MODE_Msk /*!< Own address 1 10-bit mode */ #define FMPI2C_OAR1_OA1EN_Pos (15U) #define FMPI2C_OAR1_OA1EN_Msk (0x1UL << FMPI2C_OAR1_OA1EN_Pos) /*!< 0x00008000 */ #define FMPI2C_OAR1_OA1EN FMPI2C_OAR1_OA1EN_Msk /*!< Own address 1 enable */ /******************* Bit definition for I2C_OAR2 register ******************/ #define FMPI2C_OAR2_OA2_Pos (1U) #define FMPI2C_OAR2_OA2_Msk (0x7FUL << FMPI2C_OAR2_OA2_Pos) /*!< 0x000000FE */ #define FMPI2C_OAR2_OA2 FMPI2C_OAR2_OA2_Msk /*!< Interface own address 2 */ #define FMPI2C_OAR2_OA2MSK_Pos (8U) #define FMPI2C_OAR2_OA2MSK_Msk (0x7UL << FMPI2C_OAR2_OA2MSK_Pos) /*!< 0x00000700 */ #define FMPI2C_OAR2_OA2MSK FMPI2C_OAR2_OA2MSK_Msk /*!< Own address 2 masks */ #define FMPI2C_OAR2_OA2EN_Pos (15U) #define FMPI2C_OAR2_OA2EN_Msk (0x1UL << FMPI2C_OAR2_OA2EN_Pos) /*!< 0x00008000 */ #define FMPI2C_OAR2_OA2EN FMPI2C_OAR2_OA2EN_Msk /*!< Own address 2 enable */ /******************* Bit definition for I2C_TIMINGR register *******************/ #define FMPI2C_TIMINGR_SCLL_Pos (0U) #define FMPI2C_TIMINGR_SCLL_Msk (0xFFUL << FMPI2C_TIMINGR_SCLL_Pos) /*!< 0x000000FF */ #define FMPI2C_TIMINGR_SCLL FMPI2C_TIMINGR_SCLL_Msk /*!< SCL low period (master mode) */ #define FMPI2C_TIMINGR_SCLH_Pos (8U) #define FMPI2C_TIMINGR_SCLH_Msk (0xFFUL << FMPI2C_TIMINGR_SCLH_Pos) /*!< 0x0000FF00 */ #define FMPI2C_TIMINGR_SCLH FMPI2C_TIMINGR_SCLH_Msk /*!< SCL high period (master mode) */ #define FMPI2C_TIMINGR_SDADEL_Pos (16U) #define FMPI2C_TIMINGR_SDADEL_Msk (0xFUL << FMPI2C_TIMINGR_SDADEL_Pos) /*!< 0x000F0000 */ #define FMPI2C_TIMINGR_SDADEL FMPI2C_TIMINGR_SDADEL_Msk /*!< Data hold time */ #define FMPI2C_TIMINGR_SCLDEL_Pos (20U) #define FMPI2C_TIMINGR_SCLDEL_Msk (0xFUL << FMPI2C_TIMINGR_SCLDEL_Pos) /*!< 0x00F00000 */ #define FMPI2C_TIMINGR_SCLDEL FMPI2C_TIMINGR_SCLDEL_Msk /*!< Data setup time */ #define FMPI2C_TIMINGR_PRESC_Pos (28U) #define FMPI2C_TIMINGR_PRESC_Msk (0xFUL << FMPI2C_TIMINGR_PRESC_Pos) /*!< 0xF0000000 */ #define FMPI2C_TIMINGR_PRESC FMPI2C_TIMINGR_PRESC_Msk /*!< Timings prescaler */ /******************* Bit definition for I2C_TIMEOUTR register *******************/ #define FMPI2C_TIMEOUTR_TIMEOUTA_Pos (0U) #define FMPI2C_TIMEOUTR_TIMEOUTA_Msk (0xFFFUL << FMPI2C_TIMEOUTR_TIMEOUTA_Pos) /*!< 0x00000FFF */ #define FMPI2C_TIMEOUTR_TIMEOUTA FMPI2C_TIMEOUTR_TIMEOUTA_Msk /*!< Bus timeout A */ #define FMPI2C_TIMEOUTR_TIDLE_Pos (12U) #define FMPI2C_TIMEOUTR_TIDLE_Msk (0x1UL << FMPI2C_TIMEOUTR_TIDLE_Pos) /*!< 0x00001000 */ #define FMPI2C_TIMEOUTR_TIDLE FMPI2C_TIMEOUTR_TIDLE_Msk /*!< Idle clock timeout detection */ #define FMPI2C_TIMEOUTR_TIMOUTEN_Pos (15U) #define FMPI2C_TIMEOUTR_TIMOUTEN_Msk (0x1UL << FMPI2C_TIMEOUTR_TIMOUTEN_Pos) /*!< 0x00008000 */ #define FMPI2C_TIMEOUTR_TIMOUTEN FMPI2C_TIMEOUTR_TIMOUTEN_Msk /*!< Clock timeout enable */ #define FMPI2C_TIMEOUTR_TIMEOUTB_Pos (16U) #define FMPI2C_TIMEOUTR_TIMEOUTB_Msk (0xFFFUL << FMPI2C_TIMEOUTR_TIMEOUTB_Pos) /*!< 0x0FFF0000 */ #define FMPI2C_TIMEOUTR_TIMEOUTB FMPI2C_TIMEOUTR_TIMEOUTB_Msk /*!< Bus timeout B */ #define FMPI2C_TIMEOUTR_TEXTEN_Pos (31U) #define FMPI2C_TIMEOUTR_TEXTEN_Msk (0x1UL << FMPI2C_TIMEOUTR_TEXTEN_Pos) /*!< 0x80000000 */ #define FMPI2C_TIMEOUTR_TEXTEN FMPI2C_TIMEOUTR_TEXTEN_Msk /*!< Extended clock timeout enable */ /****************** Bit definition for I2C_ISR register *********************/ #define FMPI2C_ISR_TXE_Pos (0U) #define FMPI2C_ISR_TXE_Msk (0x1UL << FMPI2C_ISR_TXE_Pos) /*!< 0x00000001 */ #define FMPI2C_ISR_TXE FMPI2C_ISR_TXE_Msk /*!< Transmit data register empty */ #define FMPI2C_ISR_TXIS_Pos (1U) #define FMPI2C_ISR_TXIS_Msk (0x1UL << FMPI2C_ISR_TXIS_Pos) /*!< 0x00000002 */ #define FMPI2C_ISR_TXIS FMPI2C_ISR_TXIS_Msk /*!< Transmit interrupt status */ #define FMPI2C_ISR_RXNE_Pos (2U) #define FMPI2C_ISR_RXNE_Msk (0x1UL << FMPI2C_ISR_RXNE_Pos) /*!< 0x00000004 */ #define FMPI2C_ISR_RXNE FMPI2C_ISR_RXNE_Msk /*!< Receive data register not empty */ #define FMPI2C_ISR_ADDR_Pos (3U) #define FMPI2C_ISR_ADDR_Msk (0x1UL << FMPI2C_ISR_ADDR_Pos) /*!< 0x00000008 */ #define FMPI2C_ISR_ADDR FMPI2C_ISR_ADDR_Msk /*!< Address matched (slave mode) */ #define FMPI2C_ISR_NACKF_Pos (4U) #define FMPI2C_ISR_NACKF_Msk (0x1UL << FMPI2C_ISR_NACKF_Pos) /*!< 0x00000010 */ #define FMPI2C_ISR_NACKF FMPI2C_ISR_NACKF_Msk /*!< NACK received flag */ #define FMPI2C_ISR_STOPF_Pos (5U) #define FMPI2C_ISR_STOPF_Msk (0x1UL << FMPI2C_ISR_STOPF_Pos) /*!< 0x00000020 */ #define FMPI2C_ISR_STOPF FMPI2C_ISR_STOPF_Msk /*!< STOP detection flag */ #define FMPI2C_ISR_TC_Pos (6U) #define FMPI2C_ISR_TC_Msk (0x1UL << FMPI2C_ISR_TC_Pos) /*!< 0x00000040 */ #define FMPI2C_ISR_TC FMPI2C_ISR_TC_Msk /*!< Transfer complete (master mode) */ #define FMPI2C_ISR_TCR_Pos (7U) #define FMPI2C_ISR_TCR_Msk (0x1UL << FMPI2C_ISR_TCR_Pos) /*!< 0x00000080 */ #define FMPI2C_ISR_TCR FMPI2C_ISR_TCR_Msk /*!< Transfer complete reload */ #define FMPI2C_ISR_BERR_Pos (8U) #define FMPI2C_ISR_BERR_Msk (0x1UL << FMPI2C_ISR_BERR_Pos) /*!< 0x00000100 */ #define FMPI2C_ISR_BERR FMPI2C_ISR_BERR_Msk /*!< Bus error */ #define FMPI2C_ISR_ARLO_Pos (9U) #define FMPI2C_ISR_ARLO_Msk (0x1UL << FMPI2C_ISR_ARLO_Pos) /*!< 0x00000200 */ #define FMPI2C_ISR_ARLO FMPI2C_ISR_ARLO_Msk /*!< Arbitration lost */ #define FMPI2C_ISR_OVR_Pos (10U) #define FMPI2C_ISR_OVR_Msk (0x1UL << FMPI2C_ISR_OVR_Pos) /*!< 0x00000400 */ #define FMPI2C_ISR_OVR FMPI2C_ISR_OVR_Msk /*!< Overrun/Underrun */ #define FMPI2C_ISR_PECERR_Pos (11U) #define FMPI2C_ISR_PECERR_Msk (0x1UL << FMPI2C_ISR_PECERR_Pos) /*!< 0x00000800 */ #define FMPI2C_ISR_PECERR FMPI2C_ISR_PECERR_Msk /*!< PEC error in reception */ #define FMPI2C_ISR_TIMEOUT_Pos (12U) #define FMPI2C_ISR_TIMEOUT_Msk (0x1UL << FMPI2C_ISR_TIMEOUT_Pos) /*!< 0x00001000 */ #define FMPI2C_ISR_TIMEOUT FMPI2C_ISR_TIMEOUT_Msk /*!< Timeout or Tlow detection flag */ #define FMPI2C_ISR_ALERT_Pos (13U) #define FMPI2C_ISR_ALERT_Msk (0x1UL << FMPI2C_ISR_ALERT_Pos) /*!< 0x00002000 */ #define FMPI2C_ISR_ALERT FMPI2C_ISR_ALERT_Msk /*!< SMBus alert */ #define FMPI2C_ISR_BUSY_Pos (15U) #define FMPI2C_ISR_BUSY_Msk (0x1UL << FMPI2C_ISR_BUSY_Pos) /*!< 0x00008000 */ #define FMPI2C_ISR_BUSY FMPI2C_ISR_BUSY_Msk /*!< Bus busy */ #define FMPI2C_ISR_DIR_Pos (16U) #define FMPI2C_ISR_DIR_Msk (0x1UL << FMPI2C_ISR_DIR_Pos) /*!< 0x00010000 */ #define FMPI2C_ISR_DIR FMPI2C_ISR_DIR_Msk /*!< Transfer direction (slave mode) */ #define FMPI2C_ISR_ADDCODE_Pos (17U) #define FMPI2C_ISR_ADDCODE_Msk (0x7FUL << FMPI2C_ISR_ADDCODE_Pos) /*!< 0x00FE0000 */ #define FMPI2C_ISR_ADDCODE FMPI2C_ISR_ADDCODE_Msk /*!< Address match code (slave mode) */ /****************** Bit definition for I2C_ICR register *********************/ #define FMPI2C_ICR_ADDRCF_Pos (3U) #define FMPI2C_ICR_ADDRCF_Msk (0x1UL << FMPI2C_ICR_ADDRCF_Pos) /*!< 0x00000008 */ #define FMPI2C_ICR_ADDRCF FMPI2C_ICR_ADDRCF_Msk /*!< Address matched clear flag */ #define FMPI2C_ICR_NACKCF_Pos (4U) #define FMPI2C_ICR_NACKCF_Msk (0x1UL << FMPI2C_ICR_NACKCF_Pos) /*!< 0x00000010 */ #define FMPI2C_ICR_NACKCF FMPI2C_ICR_NACKCF_Msk /*!< NACK clear flag */ #define FMPI2C_ICR_STOPCF_Pos (5U) #define FMPI2C_ICR_STOPCF_Msk (0x1UL << FMPI2C_ICR_STOPCF_Pos) /*!< 0x00000020 */ #define FMPI2C_ICR_STOPCF FMPI2C_ICR_STOPCF_Msk /*!< STOP detection clear flag */ #define FMPI2C_ICR_BERRCF_Pos (8U) #define FMPI2C_ICR_BERRCF_Msk (0x1UL << FMPI2C_ICR_BERRCF_Pos) /*!< 0x00000100 */ #define FMPI2C_ICR_BERRCF FMPI2C_ICR_BERRCF_Msk /*!< Bus error clear flag */ #define FMPI2C_ICR_ARLOCF_Pos (9U) #define FMPI2C_ICR_ARLOCF_Msk (0x1UL << FMPI2C_ICR_ARLOCF_Pos) /*!< 0x00000200 */ #define FMPI2C_ICR_ARLOCF FMPI2C_ICR_ARLOCF_Msk /*!< Arbitration lost clear flag */ #define FMPI2C_ICR_OVRCF_Pos (10U) #define FMPI2C_ICR_OVRCF_Msk (0x1UL << FMPI2C_ICR_OVRCF_Pos) /*!< 0x00000400 */ #define FMPI2C_ICR_OVRCF FMPI2C_ICR_OVRCF_Msk /*!< Overrun/Underrun clear flag */ #define FMPI2C_ICR_PECCF_Pos (11U) #define FMPI2C_ICR_PECCF_Msk (0x1UL << FMPI2C_ICR_PECCF_Pos) /*!< 0x00000800 */ #define FMPI2C_ICR_PECCF FMPI2C_ICR_PECCF_Msk /*!< PAC error clear flag */ #define FMPI2C_ICR_TIMOUTCF_Pos (12U) #define FMPI2C_ICR_TIMOUTCF_Msk (0x1UL << FMPI2C_ICR_TIMOUTCF_Pos) /*!< 0x00001000 */ #define FMPI2C_ICR_TIMOUTCF FMPI2C_ICR_TIMOUTCF_Msk /*!< Timeout clear flag */ #define FMPI2C_ICR_ALERTCF_Pos (13U) #define FMPI2C_ICR_ALERTCF_Msk (0x1UL << FMPI2C_ICR_ALERTCF_Pos) /*!< 0x00002000 */ #define FMPI2C_ICR_ALERTCF FMPI2C_ICR_ALERTCF_Msk /*!< Alert clear flag */ /****************** Bit definition for I2C_PECR register *********************/ #define FMPI2C_PECR_PEC_Pos (0U) #define FMPI2C_PECR_PEC_Msk (0xFFUL << FMPI2C_PECR_PEC_Pos) /*!< 0x000000FF */ #define FMPI2C_PECR_PEC FMPI2C_PECR_PEC_Msk /*!< PEC register */ /****************** Bit definition for I2C_RXDR register *********************/ #define FMPI2C_RXDR_RXDATA_Pos (0U) #define FMPI2C_RXDR_RXDATA_Msk (0xFFUL << FMPI2C_RXDR_RXDATA_Pos) /*!< 0x000000FF */ #define FMPI2C_RXDR_RXDATA FMPI2C_RXDR_RXDATA_Msk /*!< 8-bit receive data */ /****************** Bit definition for I2C_TXDR register *********************/ #define FMPI2C_TXDR_TXDATA_Pos (0U) #define FMPI2C_TXDR_TXDATA_Msk (0xFFUL << FMPI2C_TXDR_TXDATA_Pos) /*!< 0x000000FF */ #define FMPI2C_TXDR_TXDATA FMPI2C_TXDR_TXDATA_Msk /*!< 8-bit transmit data */ /******************************************************************************/ /* */ /* Independent WATCHDOG */ /* */ /******************************************************************************/ /******************* Bit definition for IWDG_KR register ********************/ #define IWDG_KR_KEY_Pos (0U) #define IWDG_KR_KEY_Msk (0xFFFFUL << IWDG_KR_KEY_Pos) /*!< 0x0000FFFF */ #define IWDG_KR_KEY IWDG_KR_KEY_Msk /*!<Key value (write only, read 0000h) */ /******************* Bit definition for IWDG_PR register ********************/ #define IWDG_PR_PR_Pos (0U) #define IWDG_PR_PR_Msk (0x7UL << IWDG_PR_PR_Pos) /*!< 0x00000007 */ #define IWDG_PR_PR IWDG_PR_PR_Msk /*!<PR[2:0] (Prescaler divider) */ #define IWDG_PR_PR_0 (0x1UL << IWDG_PR_PR_Pos) /*!< 0x01 */ #define IWDG_PR_PR_1 (0x2UL << IWDG_PR_PR_Pos) /*!< 0x02 */ #define IWDG_PR_PR_2 (0x4UL << IWDG_PR_PR_Pos) /*!< 0x04 */ /******************* Bit definition for IWDG_RLR register *******************/ #define IWDG_RLR_RL_Pos (0U) #define IWDG_RLR_RL_Msk (0xFFFUL << IWDG_RLR_RL_Pos) /*!< 0x00000FFF */ #define IWDG_RLR_RL IWDG_RLR_RL_Msk /*!<Watchdog counter reload value */ /******************* Bit definition for IWDG_SR register ********************/ #define IWDG_SR_PVU_Pos (0U) #define IWDG_SR_PVU_Msk (0x1UL << IWDG_SR_PVU_Pos) /*!< 0x00000001 */ #define IWDG_SR_PVU IWDG_SR_PVU_Msk /*!<Watchdog prescaler value update */ #define IWDG_SR_RVU_Pos (1U) #define IWDG_SR_RVU_Msk (0x1UL << IWDG_SR_RVU_Pos) /*!< 0x00000002 */ #define IWDG_SR_RVU IWDG_SR_RVU_Msk /*!<Watchdog counter reload value update */ /******************************************************************************/ /* */ /* Power Control */ /* */ /******************************************************************************/ /******************** Bit definition for PWR_CR register ********************/ #define PWR_CR_LPDS_Pos (0U) #define PWR_CR_LPDS_Msk (0x1UL << PWR_CR_LPDS_Pos) /*!< 0x00000001 */ #define PWR_CR_LPDS PWR_CR_LPDS_Msk /*!< Low-Power Deepsleep */ #define PWR_CR_PDDS_Pos (1U) #define PWR_CR_PDDS_Msk (0x1UL << PWR_CR_PDDS_Pos) /*!< 0x00000002 */ #define PWR_CR_PDDS PWR_CR_PDDS_Msk /*!< Power Down Deepsleep */ #define PWR_CR_CWUF_Pos (2U) #define PWR_CR_CWUF_Msk (0x1UL << PWR_CR_CWUF_Pos) /*!< 0x00000004 */ #define PWR_CR_CWUF PWR_CR_CWUF_Msk /*!< Clear Wakeup Flag */ #define PWR_CR_CSBF_Pos (3U) #define PWR_CR_CSBF_Msk (0x1UL << PWR_CR_CSBF_Pos) /*!< 0x00000008 */ #define PWR_CR_CSBF PWR_CR_CSBF_Msk /*!< Clear Standby Flag */ #define PWR_CR_PVDE_Pos (4U) #define PWR_CR_PVDE_Msk (0x1UL << PWR_CR_PVDE_Pos) /*!< 0x00000010 */ #define PWR_CR_PVDE PWR_CR_PVDE_Msk /*!< Power Voltage Detector Enable */ #define PWR_CR_PLS_Pos (5U) #define PWR_CR_PLS_Msk (0x7UL << PWR_CR_PLS_Pos) /*!< 0x000000E0 */ #define PWR_CR_PLS PWR_CR_PLS_Msk /*!< PLS[2:0] bits (PVD Level Selection) */ #define PWR_CR_PLS_0 (0x1UL << PWR_CR_PLS_Pos) /*!< 0x00000020 */ #define PWR_CR_PLS_1 (0x2UL << PWR_CR_PLS_Pos) /*!< 0x00000040 */ #define PWR_CR_PLS_2 (0x4UL << PWR_CR_PLS_Pos) /*!< 0x00000080 */ /*!< PVD level configuration */ #define PWR_CR_PLS_LEV0 0x00000000U /*!< PVD level 0 */ #define PWR_CR_PLS_LEV1 0x00000020U /*!< PVD level 1 */ #define PWR_CR_PLS_LEV2 0x00000040U /*!< PVD level 2 */ #define PWR_CR_PLS_LEV3 0x00000060U /*!< PVD level 3 */ #define PWR_CR_PLS_LEV4 0x00000080U /*!< PVD level 4 */ #define PWR_CR_PLS_LEV5 0x000000A0U /*!< PVD level 5 */ #define PWR_CR_PLS_LEV6 0x000000C0U /*!< PVD level 6 */ #define PWR_CR_PLS_LEV7 0x000000E0U /*!< PVD level 7 */ #define PWR_CR_DBP_Pos (8U) #define PWR_CR_DBP_Msk (0x1UL << PWR_CR_DBP_Pos) /*!< 0x00000100 */ #define PWR_CR_DBP PWR_CR_DBP_Msk /*!< Disable Backup Domain write protection */ #define PWR_CR_FPDS_Pos (9U) #define PWR_CR_FPDS_Msk (0x1UL << PWR_CR_FPDS_Pos) /*!< 0x00000200 */ #define PWR_CR_FPDS PWR_CR_FPDS_Msk /*!< Flash power down in Stop mode */ #define PWR_CR_LPLVDS_Pos (10U) #define PWR_CR_LPLVDS_Msk (0x1UL << PWR_CR_LPLVDS_Pos) /*!< 0x00000400 */ #define PWR_CR_LPLVDS PWR_CR_LPLVDS_Msk /*!< Low-Power Regulator Low Voltage Scaling in Stop mode */ #define PWR_CR_MRLVDS_Pos (11U) #define PWR_CR_MRLVDS_Msk (0x1UL << PWR_CR_MRLVDS_Pos) /*!< 0x00000800 */ #define PWR_CR_MRLVDS PWR_CR_MRLVDS_Msk /*!< Main regulator Low Voltage Scaling in Stop mode */ #define PWR_CR_ADCDC1_Pos (13U) #define PWR_CR_ADCDC1_Msk (0x1UL << PWR_CR_ADCDC1_Pos) /*!< 0x00002000 */ #define PWR_CR_ADCDC1 PWR_CR_ADCDC1_Msk /*!< Refer to AN4073 on how to use this bit */ #define PWR_CR_VOS_Pos (14U) #define PWR_CR_VOS_Msk (0x3UL << PWR_CR_VOS_Pos) /*!< 0x0000C000 */ #define PWR_CR_VOS PWR_CR_VOS_Msk /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */ #define PWR_CR_VOS_0 0x00004000U /*!< Bit 0 */ #define PWR_CR_VOS_1 0x00008000U /*!< Bit 1 */ #define PWR_CR_ODEN_Pos (16U) #define PWR_CR_ODEN_Msk (0x1UL << PWR_CR_ODEN_Pos) /*!< 0x00010000 */ #define PWR_CR_ODEN PWR_CR_ODEN_Msk /*!< Over Drive enable */ #define PWR_CR_ODSWEN_Pos (17U) #define PWR_CR_ODSWEN_Msk (0x1UL << PWR_CR_ODSWEN_Pos) /*!< 0x00020000 */ #define PWR_CR_ODSWEN PWR_CR_ODSWEN_Msk /*!< Over Drive switch enabled */ #define PWR_CR_UDEN_Pos (18U) #define PWR_CR_UDEN_Msk (0x3UL << PWR_CR_UDEN_Pos) /*!< 0x000C0000 */ #define PWR_CR_UDEN PWR_CR_UDEN_Msk /*!< Under Drive enable in stop mode */ #define PWR_CR_UDEN_0 (0x1UL << PWR_CR_UDEN_Pos) /*!< 0x00040000 */ #define PWR_CR_UDEN_1 (0x2UL << PWR_CR_UDEN_Pos) /*!< 0x00080000 */ #define PWR_CR_FMSSR_Pos (20U) #define PWR_CR_FMSSR_Msk (0x1UL << PWR_CR_FMSSR_Pos) /*!< 0x00100000 */ #define PWR_CR_FMSSR PWR_CR_FMSSR_Msk /*!< Flash Memory Sleep System Run */ #define PWR_CR_FISSR_Pos (21U) #define PWR_CR_FISSR_Msk (0x1UL << PWR_CR_FISSR_Pos) /*!< 0x00200000 */ #define PWR_CR_FISSR PWR_CR_FISSR_Msk /*!< Flash Interface Stop while System Run */ /* Legacy define */ #define PWR_CR_PMODE PWR_CR_VOS #define PWR_CR_LPUDS PWR_CR_LPLVDS /*!< Low-Power Regulator in deepsleep under-drive mode */ #define PWR_CR_MRUDS PWR_CR_MRLVDS /*!< Main regulator in deepsleep under-drive mode */ /******************* Bit definition for PWR_CSR register ********************/ #define PWR_CSR_WUF_Pos (0U) #define PWR_CSR_WUF_Msk (0x1UL << PWR_CSR_WUF_Pos) /*!< 0x00000001 */ #define PWR_CSR_WUF PWR_CSR_WUF_Msk /*!< Wakeup Flag */ #define PWR_CSR_SBF_Pos (1U) #define PWR_CSR_SBF_Msk (0x1UL << PWR_CSR_SBF_Pos) /*!< 0x00000002 */ #define PWR_CSR_SBF PWR_CSR_SBF_Msk /*!< Standby Flag */ #define PWR_CSR_PVDO_Pos (2U) #define PWR_CSR_PVDO_Msk (0x1UL << PWR_CSR_PVDO_Pos) /*!< 0x00000004 */ #define PWR_CSR_PVDO PWR_CSR_PVDO_Msk /*!< PVD Output */ #define PWR_CSR_BRR_Pos (3U) #define PWR_CSR_BRR_Msk (0x1UL << PWR_CSR_BRR_Pos) /*!< 0x00000008 */ #define PWR_CSR_BRR PWR_CSR_BRR_Msk /*!< Backup regulator ready */ #define PWR_CSR_EWUP2_Pos (7U) #define PWR_CSR_EWUP2_Msk (0x1UL << PWR_CSR_EWUP2_Pos) /*!< 0x00000080 */ #define PWR_CSR_EWUP2 PWR_CSR_EWUP2_Msk /*!< Enable WKUP pin 2 */ #define PWR_CSR_EWUP1_Pos (8U) #define PWR_CSR_EWUP1_Msk (0x1UL << PWR_CSR_EWUP1_Pos) /*!< 0x00000100 */ #define PWR_CSR_EWUP1 PWR_CSR_EWUP1_Msk /*!< Enable WKUP pin 1 */ #define PWR_CSR_BRE_Pos (9U) #define PWR_CSR_BRE_Msk (0x1UL << PWR_CSR_BRE_Pos) /*!< 0x00000200 */ #define PWR_CSR_BRE PWR_CSR_BRE_Msk /*!< Backup regulator enable */ #define PWR_CSR_VOSRDY_Pos (14U) #define PWR_CSR_VOSRDY_Msk (0x1UL << PWR_CSR_VOSRDY_Pos) /*!< 0x00004000 */ #define PWR_CSR_VOSRDY PWR_CSR_VOSRDY_Msk /*!< Regulator voltage scaling output selection ready */ #define PWR_CSR_ODRDY_Pos (16U) #define PWR_CSR_ODRDY_Msk (0x1UL << PWR_CSR_ODRDY_Pos) /*!< 0x00010000 */ #define PWR_CSR_ODRDY PWR_CSR_ODRDY_Msk /*!< Over Drive generator ready */ #define PWR_CSR_ODSWRDY_Pos (17U) #define PWR_CSR_ODSWRDY_Msk (0x1UL << PWR_CSR_ODSWRDY_Pos) /*!< 0x00020000 */ #define PWR_CSR_ODSWRDY PWR_CSR_ODSWRDY_Msk /*!< Over Drive Switch ready */ #define PWR_CSR_UDRDY_Pos (18U) #define PWR_CSR_UDRDY_Msk (0x3UL << PWR_CSR_UDRDY_Pos) /*!< 0x000C0000 */ #define PWR_CSR_UDRDY PWR_CSR_UDRDY_Msk /*!< Under Drive ready */ /* Legacy define */ #define PWR_CSR_UDSWRDY PWR_CSR_UDRDY /* Legacy define */ #define PWR_CSR_REGRDY PWR_CSR_VOSRDY /******************************************************************************/ /* */ /* QUADSPI */ /* */ /******************************************************************************/ /***************** Bit definition for QUADSPI_CR register *******************/ #define QUADSPI_CR_EN_Pos (0U) #define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos) /*!< 0x00000001 */ #define QUADSPI_CR_EN QUADSPI_CR_EN_Msk /*!< Enable */ #define QUADSPI_CR_ABORT_Pos (1U) #define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos) /*!< 0x00000002 */ #define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk /*!< Abort request */ #define QUADSPI_CR_DMAEN_Pos (2U) #define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos) /*!< 0x00000004 */ #define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk /*!< DMA Enable */ #define QUADSPI_CR_TCEN_Pos (3U) #define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos) /*!< 0x00000008 */ #define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk /*!< Timeout Counter Enable */ #define QUADSPI_CR_SSHIFT_Pos (4U) #define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos) /*!< 0x00000010 */ #define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk /*!< SSHIFT Sample Shift */ #define QUADSPI_CR_DFM_Pos (6U) #define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos) /*!< 0x00000040 */ #define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk /*!< Dual Flash Mode */ #define QUADSPI_CR_FSEL_Pos (7U) #define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos) /*!< 0x00000080 */ #define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk /*!< Flash Select */ #define QUADSPI_CR_FTHRES_Pos (8U) #define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001F00 */ #define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk /*!< FTHRES[3:0] FIFO Level */ #define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000100 */ #define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000200 */ #define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000400 */ #define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00000800 */ #define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos) /*!< 0x00001000 */ #define QUADSPI_CR_TEIE_Pos (16U) #define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos) /*!< 0x00010000 */ #define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk /*!< Transfer Error Interrupt Enable */ #define QUADSPI_CR_TCIE_Pos (17U) #define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos) /*!< 0x00020000 */ #define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk /*!< Transfer Complete Interrupt Enable */ #define QUADSPI_CR_FTIE_Pos (18U) #define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos) /*!< 0x00040000 */ #define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk /*!< FIFO Threshold Interrupt Enable */ #define QUADSPI_CR_SMIE_Pos (19U) #define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos) /*!< 0x00080000 */ #define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk /*!< Status Match Interrupt Enable */ #define QUADSPI_CR_TOIE_Pos (20U) #define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos) /*!< 0x00100000 */ #define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk /*!< TimeOut Interrupt Enable */ #define QUADSPI_CR_APMS_Pos (22U) #define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos) /*!< 0x00400000 */ #define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk /*!< Bit 1 */ #define QUADSPI_CR_PMM_Pos (23U) #define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos) /*!< 0x00800000 */ #define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk /*!< Polling Match Mode */ #define QUADSPI_CR_PRESCALER_Pos (24U) #define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos) /*!< 0xFF000000 */ #define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk /*!< PRESCALER[7:0] Clock prescaler */ #define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x01000000 */ #define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x02000000 */ #define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x04000000 */ #define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x08000000 */ #define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x10000000 */ #define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x20000000 */ #define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x40000000 */ #define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos) /*!< 0x80000000 */ /***************** Bit definition for QUADSPI_DCR register ******************/ #define QUADSPI_DCR_CKMODE_Pos (0U) #define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos) /*!< 0x00000001 */ #define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk /*!< Mode 0 / Mode 3 */ #define QUADSPI_DCR_CSHT_Pos (8U) #define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000700 */ #define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk /*!< CSHT[2:0]: ChipSelect High Time */ #define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000100 */ #define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000200 */ #define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos) /*!< 0x00000400 */ #define QUADSPI_DCR_FSIZE_Pos (16U) #define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x001F0000 */ #define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk /*!< FSIZE[4:0]: Flash Size */ #define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00010000 */ #define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00020000 */ #define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00040000 */ #define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00080000 */ #define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos) /*!< 0x00100000 */ /****************** Bit definition for QUADSPI_SR register *******************/ #define QUADSPI_SR_TEF_Pos (0U) #define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos) /*!< 0x00000001 */ #define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk /*!< Transfer Error Flag */ #define QUADSPI_SR_TCF_Pos (1U) #define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos) /*!< 0x00000002 */ #define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk /*!< Transfer Complete Flag */ #define QUADSPI_SR_FTF_Pos (2U) #define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos) /*!< 0x00000004 */ #define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk /*!< FIFO Threshlod Flag */ #define QUADSPI_SR_SMF_Pos (3U) #define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos) /*!< 0x00000008 */ #define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk /*!< Status Match Flag */ #define QUADSPI_SR_TOF_Pos (4U) #define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos) /*!< 0x00000010 */ #define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk /*!< Timeout Flag */ #define QUADSPI_SR_BUSY_Pos (5U) #define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos) /*!< 0x00000020 */ #define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk /*!< Busy */ #define QUADSPI_SR_FLEVEL_Pos (8U) #define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00003F00 */ #define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk /*!< FIFO Threshlod Flag */ #define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000100 */ #define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000200 */ #define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000400 */ #define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00000800 */ #define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00001000 */ #define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos) /*!< 0x00002000 */ /****************** Bit definition for QUADSPI_FCR register ******************/ #define QUADSPI_FCR_CTEF_Pos (0U) #define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos) /*!< 0x00000001 */ #define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk /*!< Clear Transfer Error Flag */ #define QUADSPI_FCR_CTCF_Pos (1U) #define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos) /*!< 0x00000002 */ #define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk /*!< Clear Transfer Complete Flag */ #define QUADSPI_FCR_CSMF_Pos (3U) #define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos) /*!< 0x00000008 */ #define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk /*!< Clear Status Match Flag */ #define QUADSPI_FCR_CTOF_Pos (4U) #define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos) /*!< 0x00000010 */ #define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk /*!< Clear Timeout Flag */ /****************** Bit definition for QUADSPI_DLR register ******************/ #define QUADSPI_DLR_DL_Pos (0U) #define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk /*!< DL[31:0]: Data Length */ /****************** Bit definition for QUADSPI_CCR register ******************/ #define QUADSPI_CCR_INSTRUCTION_Pos (0U) #define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x000000FF */ #define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk /*!< INSTRUCTION[7:0]: Instruction */ #define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000001 */ #define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000002 */ #define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000004 */ #define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000008 */ #define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000010 */ #define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000020 */ #define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000040 */ #define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos) /*!< 0x00000080 */ #define QUADSPI_CCR_IMODE_Pos (8U) #define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000300 */ #define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk /*!< IMODE[1:0]: Instruction Mode */ #define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000100 */ #define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos) /*!< 0x00000200 */ #define QUADSPI_CCR_ADMODE_Pos (10U) #define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000C00 */ #define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk /*!< ADMODE[1:0]: Address Mode */ #define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000400 */ #define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos) /*!< 0x00000800 */ #define QUADSPI_CCR_ADSIZE_Pos (12U) #define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00003000 */ #define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk /*!< ADSIZE[1:0]: Address Size */ #define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00001000 */ #define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos) /*!< 0x00002000 */ #define QUADSPI_CCR_ABMODE_Pos (14U) #define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x0000C000 */ #define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk /*!< ABMODE[1:0]: Alternate Bytes Mode */ #define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00004000 */ #define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos) /*!< 0x00008000 */ #define QUADSPI_CCR_ABSIZE_Pos (16U) #define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00030000 */ #define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk /*!< ABSIZE[1:0]: Instruction Mode */ #define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00010000 */ #define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos) /*!< 0x00020000 */ #define QUADSPI_CCR_DCYC_Pos (18U) #define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos) /*!< 0x007C0000 */ #define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk /*!< DCYC[4:0]: Dummy Cycles */ #define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00040000 */ #define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00080000 */ #define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00100000 */ #define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00200000 */ #define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos) /*!< 0x00400000 */ #define QUADSPI_CCR_DMODE_Pos (24U) #define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x03000000 */ #define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk /*!< DMODE[1:0]: Data Mode */ #define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x01000000 */ #define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos) /*!< 0x02000000 */ #define QUADSPI_CCR_FMODE_Pos (26U) #define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x0C000000 */ #define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk /*!< FMODE[1:0]: Functional Mode */ #define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x04000000 */ #define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos) /*!< 0x08000000 */ #define QUADSPI_CCR_SIOO_Pos (28U) #define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos) /*!< 0x10000000 */ #define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk /*!< SIOO: Send Instruction Only Once Mode */ #define QUADSPI_CCR_DHHC_Pos (30U) #define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos) /*!< 0x40000000 */ #define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk /*!< DHHC: Delay Half Hclk Cycle */ #define QUADSPI_CCR_DDRM_Pos (31U) #define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos) /*!< 0x80000000 */ #define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk /*!< DDRM: Double Data Rate Mode */ /****************** Bit definition for QUADSPI_AR register *******************/ #define QUADSPI_AR_ADDRESS_Pos (0U) #define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk /*!< ADDRESS[31:0]: Address */ /****************** Bit definition for QUADSPI_ABR register ******************/ #define QUADSPI_ABR_ALTERNATE_Pos (0U) #define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk /*!< ALTERNATE[31:0]: Alternate Bytes */ /****************** Bit definition for QUADSPI_DR register *******************/ #define QUADSPI_DR_DATA_Pos (0U) #define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk /*!< DATA[31:0]: Data */ /****************** Bit definition for QUADSPI_PSMKR register ****************/ #define QUADSPI_PSMKR_MASK_Pos (0U) #define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk /*!< MASK[31:0]: Status Mask */ /****************** Bit definition for QUADSPI_PSMAR register ****************/ #define QUADSPI_PSMAR_MATCH_Pos (0U) #define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos) /*!< 0xFFFFFFFF */ #define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk /*!< MATCH[31:0]: Status Match */ /****************** Bit definition for QUADSPI_PIR register *****************/ #define QUADSPI_PIR_INTERVAL_Pos (0U) #define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos) /*!< 0x0000FFFF */ #define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk /*!< INTERVAL[15:0]: Polling Interval */ /****************** Bit definition for QUADSPI_LPTR register *****************/ #define QUADSPI_LPTR_TIMEOUT_Pos (0U) #define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos) /*!< 0x0000FFFF */ #define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk /*!< TIMEOUT[15:0]: Timeout period */ /******************************************************************************/ /* */ /* Reset and Clock Control */ /* */ /******************************************************************************/ /******************** Bit definition for RCC_CR register ********************/ #define RCC_CR_HSION_Pos (0U) #define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos) /*!< 0x00000001 */ #define RCC_CR_HSION RCC_CR_HSION_Msk #define RCC_CR_HSIRDY_Pos (1U) #define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos) /*!< 0x00000002 */ #define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk #define RCC_CR_HSITRIM_Pos (3U) #define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */ #define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk #define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000008 */ #define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000010 */ #define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000020 */ #define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000040 */ #define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */ #define RCC_CR_HSICAL_Pos (8U) #define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos) /*!< 0x0000FF00 */ #define RCC_CR_HSICAL RCC_CR_HSICAL_Msk #define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos) /*!< 0x00000100 */ #define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos) /*!< 0x00000200 */ #define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos) /*!< 0x00000400 */ #define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos) /*!< 0x00000800 */ #define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos) /*!< 0x00001000 */ #define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos) /*!< 0x00002000 */ #define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos) /*!< 0x00004000 */ #define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos) /*!< 0x00008000 */ #define RCC_CR_HSEON_Pos (16U) #define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos) /*!< 0x00010000 */ #define RCC_CR_HSEON RCC_CR_HSEON_Msk #define RCC_CR_HSERDY_Pos (17U) #define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos) /*!< 0x00020000 */ #define RCC_CR_HSERDY RCC_CR_HSERDY_Msk #define RCC_CR_HSEBYP_Pos (18U) #define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos) /*!< 0x00040000 */ #define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk #define RCC_CR_CSSON_Pos (19U) #define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos) /*!< 0x00080000 */ #define RCC_CR_CSSON RCC_CR_CSSON_Msk #define RCC_CR_PLLON_Pos (24U) #define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos) /*!< 0x01000000 */ #define RCC_CR_PLLON RCC_CR_PLLON_Msk #define RCC_CR_PLLRDY_Pos (25U) #define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos) /*!< 0x02000000 */ #define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RCC_PLLI2S_SUPPORT /*!< Support PLLI2S oscillator */ #define RCC_CR_PLLI2SON_Pos (26U) #define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos) /*!< 0x04000000 */ #define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk #define RCC_CR_PLLI2SRDY_Pos (27U) #define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos) /*!< 0x08000000 */ #define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RCC_PLLSAI_SUPPORT /*!< Support PLLSAI oscillator */ #define RCC_CR_PLLSAION_Pos (28U) #define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos) /*!< 0x10000000 */ #define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk #define RCC_CR_PLLSAIRDY_Pos (29U) #define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos) /*!< 0x20000000 */ #define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk /******************** Bit definition for RCC_PLLCFGR register ***************/ #define RCC_PLLCFGR_PLLM_Pos (0U) #define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x0000003F */ #define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk #define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000001 */ #define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000002 */ #define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000004 */ #define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000008 */ #define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000010 */ #define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos) /*!< 0x00000020 */ #define RCC_PLLCFGR_PLLN_Pos (6U) #define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00007FC0 */ #define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk #define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000040 */ #define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000080 */ #define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000100 */ #define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000200 */ #define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000400 */ #define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00000800 */ #define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00001000 */ #define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00002000 */ #define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos) /*!< 0x00004000 */ #define RCC_PLLCFGR_PLLP_Pos (16U) #define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00030000 */ #define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk #define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00010000 */ #define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos) /*!< 0x00020000 */ #define RCC_PLLCFGR_PLLSRC_Pos (22U) #define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos) /*!< 0x00400000 */ #define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk #define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U) #define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */ #define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk #define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U #define RCC_PLLCFGR_PLLQ_Pos (24U) #define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x0F000000 */ #define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk #define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x01000000 */ #define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x02000000 */ #define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x04000000 */ #define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos) /*!< 0x08000000 */ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RCC_PLLR_SYSCLK_SUPPORT /*!< Support PLLR as system clock */ #define RCC_PLLR_I2S_CLKSOURCE_SUPPORT /*!< Support PLLR clock as I2S clock source */ #define RCC_PLLCFGR_PLLR_Pos (28U) #define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x70000000 */ #define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk #define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x10000000 */ #define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x20000000 */ #define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos) /*!< 0x40000000 */ /******************** Bit definition for RCC_CFGR register ******************/ /*!< SW configuration */ #define RCC_CFGR_SW_Pos (0U) #define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos) /*!< 0x00000003 */ #define RCC_CFGR_SW RCC_CFGR_SW_Msk /*!< SW[1:0] bits (System clock Switch) */ #define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos) /*!< 0x00000001 */ #define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos) /*!< 0x00000002 */ #define RCC_CFGR_SW_HSI 0x00000000U /*!< HSI selected as system clock */ #define RCC_CFGR_SW_HSE 0x00000001U /*!< HSE selected as system clock */ #define RCC_CFGR_SW_PLL 0x00000002U /*!< PLL selected as system clock */ #define RCC_CFGR_SW_PLLR 0x00000003U /*!< PLL/PLLR selected as system clock */ /*!< SWS configuration */ #define RCC_CFGR_SWS_Pos (2U) #define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos) /*!< 0x0000000C */ #define RCC_CFGR_SWS RCC_CFGR_SWS_Msk /*!< SWS[1:0] bits (System Clock Switch Status) */ #define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos) /*!< 0x00000004 */ #define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos) /*!< 0x00000008 */ #define RCC_CFGR_SWS_HSI 0x00000000U /*!< HSI oscillator used as system clock */ #define RCC_CFGR_SWS_HSE 0x00000004U /*!< HSE oscillator used as system clock */ #define RCC_CFGR_SWS_PLL 0x00000008U /*!< PLL used as system clock */ #define RCC_CFGR_SWS_PLLR 0x0000000CU /*!< PLL/PLLR used as system clock */ /*!< HPRE configuration */ #define RCC_CFGR_HPRE_Pos (4U) #define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos) /*!< 0x000000F0 */ #define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk /*!< HPRE[3:0] bits (AHB prescaler) */ #define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000010 */ #define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000020 */ #define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000040 */ #define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos) /*!< 0x00000080 */ #define RCC_CFGR_HPRE_DIV1 0x00000000U /*!< SYSCLK not divided */ #define RCC_CFGR_HPRE_DIV2 0x00000080U /*!< SYSCLK divided by 2 */ #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided by 4 */ #define RCC_CFGR_HPRE_DIV8 0x000000A0U /*!< SYSCLK divided by 8 */ #define RCC_CFGR_HPRE_DIV16 0x000000B0U /*!< SYSCLK divided by 16 */ #define RCC_CFGR_HPRE_DIV64 0x000000C0U /*!< SYSCLK divided by 64 */ #define RCC_CFGR_HPRE_DIV128 0x000000D0U /*!< SYSCLK divided by 128 */ #define RCC_CFGR_HPRE_DIV256 0x000000E0U /*!< SYSCLK divided by 256 */ #define RCC_CFGR_HPRE_DIV512 0x000000F0U /*!< SYSCLK divided by 512 */ /*!< PPRE1 configuration */ #define RCC_CFGR_PPRE1_Pos (10U) #define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001C00 */ #define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk /*!< PRE1[2:0] bits (APB1 prescaler) */ #define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000400 */ #define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00000800 */ #define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos) /*!< 0x00001000 */ #define RCC_CFGR_PPRE1_DIV1 0x00000000U /*!< HCLK not divided */ #define RCC_CFGR_PPRE1_DIV2 0x00001000U /*!< HCLK divided by 2 */ #define RCC_CFGR_PPRE1_DIV4 0x00001400U /*!< HCLK divided by 4 */ #define RCC_CFGR_PPRE1_DIV8 0x00001800U /*!< HCLK divided by 8 */ #define RCC_CFGR_PPRE1_DIV16 0x00001C00U /*!< HCLK divided by 16 */ /*!< PPRE2 configuration */ #define RCC_CFGR_PPRE2_Pos (13U) #define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos) /*!< 0x0000E000 */ #define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk /*!< PRE2[2:0] bits (APB2 prescaler) */ #define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00002000 */ #define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00004000 */ #define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos) /*!< 0x00008000 */ #define RCC_CFGR_PPRE2_DIV1 0x00000000U /*!< HCLK not divided */ #define RCC_CFGR_PPRE2_DIV2 0x00008000U /*!< HCLK divided by 2 */ #define RCC_CFGR_PPRE2_DIV4 0x0000A000U /*!< HCLK divided by 4 */ #define RCC_CFGR_PPRE2_DIV8 0x0000C000U /*!< HCLK divided by 8 */ #define RCC_CFGR_PPRE2_DIV16 0x0000E000U /*!< HCLK divided by 16 */ /*!< RTCPRE configuration */ #define RCC_CFGR_RTCPRE_Pos (16U) #define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos) /*!< 0x001F0000 */ #define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk #define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00010000 */ #define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00020000 */ #define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00040000 */ #define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00080000 */ #define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos) /*!< 0x00100000 */ /*!< MCO1 configuration */ #define RCC_CFGR_MCO1_Pos (21U) #define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos) /*!< 0x00600000 */ #define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk #define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos) /*!< 0x00200000 */ #define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos) /*!< 0x00400000 */ #define RCC_CFGR_MCO1PRE_Pos (24U) #define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x07000000 */ #define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk #define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x01000000 */ #define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x02000000 */ #define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos) /*!< 0x04000000 */ #define RCC_CFGR_MCO2PRE_Pos (27U) #define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x38000000 */ #define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk #define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x08000000 */ #define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x10000000 */ #define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos) /*!< 0x20000000 */ #define RCC_CFGR_MCO2_Pos (30U) #define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos) /*!< 0xC0000000 */ #define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk #define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos) /*!< 0x40000000 */ #define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos) /*!< 0x80000000 */ /******************** Bit definition for RCC_CIR register *******************/ #define RCC_CIR_LSIRDYF_Pos (0U) #define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos) /*!< 0x00000001 */ #define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk #define RCC_CIR_LSERDYF_Pos (1U) #define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos) /*!< 0x00000002 */ #define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk #define RCC_CIR_HSIRDYF_Pos (2U) #define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos) /*!< 0x00000004 */ #define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk #define RCC_CIR_HSERDYF_Pos (3U) #define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos) /*!< 0x00000008 */ #define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk #define RCC_CIR_PLLRDYF_Pos (4U) #define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos) /*!< 0x00000010 */ #define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk #define RCC_CIR_PLLI2SRDYF_Pos (5U) #define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos) /*!< 0x00000020 */ #define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk #define RCC_CIR_PLLSAIRDYF_Pos (6U) #define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos) /*!< 0x00000040 */ #define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk #define RCC_CIR_CSSF_Pos (7U) #define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos) /*!< 0x00000080 */ #define RCC_CIR_CSSF RCC_CIR_CSSF_Msk #define RCC_CIR_LSIRDYIE_Pos (8U) #define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos) /*!< 0x00000100 */ #define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk #define RCC_CIR_LSERDYIE_Pos (9U) #define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos) /*!< 0x00000200 */ #define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk #define RCC_CIR_HSIRDYIE_Pos (10U) #define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos) /*!< 0x00000400 */ #define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk #define RCC_CIR_HSERDYIE_Pos (11U) #define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos) /*!< 0x00000800 */ #define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk #define RCC_CIR_PLLRDYIE_Pos (12U) #define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos) /*!< 0x00001000 */ #define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk #define RCC_CIR_PLLI2SRDYIE_Pos (13U) #define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos) /*!< 0x00002000 */ #define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk #define RCC_CIR_PLLSAIRDYIE_Pos (14U) #define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos) /*!< 0x00004000 */ #define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk #define RCC_CIR_LSIRDYC_Pos (16U) #define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos) /*!< 0x00010000 */ #define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk #define RCC_CIR_LSERDYC_Pos (17U) #define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos) /*!< 0x00020000 */ #define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk #define RCC_CIR_HSIRDYC_Pos (18U) #define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos) /*!< 0x00040000 */ #define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk #define RCC_CIR_HSERDYC_Pos (19U) #define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos) /*!< 0x00080000 */ #define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk #define RCC_CIR_PLLRDYC_Pos (20U) #define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos) /*!< 0x00100000 */ #define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk #define RCC_CIR_PLLI2SRDYC_Pos (21U) #define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos) /*!< 0x00200000 */ #define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk #define RCC_CIR_PLLSAIRDYC_Pos (22U) #define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos) /*!< 0x00400000 */ #define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk #define RCC_CIR_CSSC_Pos (23U) #define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos) /*!< 0x00800000 */ #define RCC_CIR_CSSC RCC_CIR_CSSC_Msk /******************** Bit definition for RCC_AHB1RSTR register **************/ #define RCC_AHB1RSTR_GPIOARST_Pos (0U) #define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */ #define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk #define RCC_AHB1RSTR_GPIOBRST_Pos (1U) #define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */ #define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk #define RCC_AHB1RSTR_GPIOCRST_Pos (2U) #define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */ #define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk #define RCC_AHB1RSTR_GPIODRST_Pos (3U) #define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */ #define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk #define RCC_AHB1RSTR_GPIOERST_Pos (4U) #define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */ #define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk #define RCC_AHB1RSTR_GPIOFRST_Pos (5U) #define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos) /*!< 0x00000020 */ #define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk #define RCC_AHB1RSTR_GPIOGRST_Pos (6U) #define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos) /*!< 0x00000040 */ #define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk #define RCC_AHB1RSTR_GPIOHRST_Pos (7U) #define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */ #define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk #define RCC_AHB1RSTR_CRCRST_Pos (12U) #define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos) /*!< 0x00001000 */ #define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk #define RCC_AHB1RSTR_DMA1RST_Pos (21U) #define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos) /*!< 0x00200000 */ #define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk #define RCC_AHB1RSTR_DMA2RST_Pos (22U) #define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos) /*!< 0x00400000 */ #define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk #define RCC_AHB1RSTR_OTGHRST_Pos (29U) #define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos) /*!< 0x20000000 */ #define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk /******************** Bit definition for RCC_AHB2RSTR register **************/ #define RCC_AHB2RSTR_DCMIRST_Pos (0U) #define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos) /*!< 0x00000001 */ #define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk #define RCC_AHB2RSTR_OTGFSRST_Pos (7U) #define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */ #define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk /******************** Bit definition for RCC_AHB3RSTR register **************/ #define RCC_AHB3RSTR_FMCRST_Pos (0U) #define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos) /*!< 0x00000001 */ #define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk #define RCC_AHB3RSTR_QSPIRST_Pos (1U) #define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos) /*!< 0x00000002 */ #define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk /******************** Bit definition for RCC_APB1RSTR register **************/ #define RCC_APB1RSTR_TIM2RST_Pos (0U) #define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos) /*!< 0x00000001 */ #define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk #define RCC_APB1RSTR_TIM3RST_Pos (1U) #define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos) /*!< 0x00000002 */ #define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk #define RCC_APB1RSTR_TIM4RST_Pos (2U) #define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos) /*!< 0x00000004 */ #define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk #define RCC_APB1RSTR_TIM5RST_Pos (3U) #define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos) /*!< 0x00000008 */ #define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk #define RCC_APB1RSTR_TIM6RST_Pos (4U) #define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos) /*!< 0x00000010 */ #define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk #define RCC_APB1RSTR_TIM7RST_Pos (5U) #define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos) /*!< 0x00000020 */ #define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk #define RCC_APB1RSTR_TIM12RST_Pos (6U) #define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos) /*!< 0x00000040 */ #define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk #define RCC_APB1RSTR_TIM13RST_Pos (7U) #define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos) /*!< 0x00000080 */ #define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk #define RCC_APB1RSTR_TIM14RST_Pos (8U) #define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos) /*!< 0x00000100 */ #define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk #define RCC_APB1RSTR_WWDGRST_Pos (11U) #define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos) /*!< 0x00000800 */ #define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk #define RCC_APB1RSTR_SPI2RST_Pos (14U) #define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos) /*!< 0x00004000 */ #define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk #define RCC_APB1RSTR_SPI3RST_Pos (15U) #define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos) /*!< 0x00008000 */ #define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk #define RCC_APB1RSTR_SPDIFRXRST_Pos (16U) #define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos) /*!< 0x00010000 */ #define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk #define RCC_APB1RSTR_USART2RST_Pos (17U) #define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */ #define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk #define RCC_APB1RSTR_USART3RST_Pos (18U) #define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos) /*!< 0x00040000 */ #define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk #define RCC_APB1RSTR_UART4RST_Pos (19U) #define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos) /*!< 0x00080000 */ #define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk #define RCC_APB1RSTR_UART5RST_Pos (20U) #define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos) /*!< 0x00100000 */ #define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk #define RCC_APB1RSTR_I2C1RST_Pos (21U) #define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos) /*!< 0x00200000 */ #define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk #define RCC_APB1RSTR_I2C2RST_Pos (22U) #define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos) /*!< 0x00400000 */ #define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk #define RCC_APB1RSTR_I2C3RST_Pos (23U) #define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos) /*!< 0x00800000 */ #define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk #define RCC_APB1RSTR_FMPI2C1RST_Pos (24U) #define RCC_APB1RSTR_FMPI2C1RST_Msk (0x1UL << RCC_APB1RSTR_FMPI2C1RST_Pos) /*!< 0x01000000 */ #define RCC_APB1RSTR_FMPI2C1RST RCC_APB1RSTR_FMPI2C1RST_Msk #define RCC_APB1RSTR_CAN1RST_Pos (25U) #define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos) /*!< 0x02000000 */ #define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk #define RCC_APB1RSTR_CAN2RST_Pos (26U) #define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos) /*!< 0x04000000 */ #define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk #define RCC_APB1RSTR_CECRST_Pos (27U) #define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos) /*!< 0x08000000 */ #define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk #define RCC_APB1RSTR_PWRRST_Pos (28U) #define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos) /*!< 0x10000000 */ #define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk #define RCC_APB1RSTR_DACRST_Pos (29U) #define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos) /*!< 0x20000000 */ #define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk /******************** Bit definition for RCC_APB2RSTR register **************/ #define RCC_APB2RSTR_TIM1RST_Pos (0U) #define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos) /*!< 0x00000001 */ #define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk #define RCC_APB2RSTR_TIM8RST_Pos (1U) #define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos) /*!< 0x00000002 */ #define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk #define RCC_APB2RSTR_USART1RST_Pos (4U) #define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */ #define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk #define RCC_APB2RSTR_USART6RST_Pos (5U) #define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */ #define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk #define RCC_APB2RSTR_ADCRST_Pos (8U) #define RCC_APB2RSTR_ADCRST_Msk (0x1UL << RCC_APB2RSTR_ADCRST_Pos) /*!< 0x00000100 */ #define RCC_APB2RSTR_ADCRST RCC_APB2RSTR_ADCRST_Msk #define RCC_APB2RSTR_SDIORST_Pos (11U) #define RCC_APB2RSTR_SDIORST_Msk (0x1UL << RCC_APB2RSTR_SDIORST_Pos) /*!< 0x00000800 */ #define RCC_APB2RSTR_SDIORST RCC_APB2RSTR_SDIORST_Msk #define RCC_APB2RSTR_SPI1RST_Pos (12U) #define RCC_APB2RSTR_SPI1RST_Msk (0x1UL << RCC_APB2RSTR_SPI1RST_Pos) /*!< 0x00001000 */ #define RCC_APB2RSTR_SPI1RST RCC_APB2RSTR_SPI1RST_Msk #define RCC_APB2RSTR_SPI4RST_Pos (13U) #define RCC_APB2RSTR_SPI4RST_Msk (0x1UL << RCC_APB2RSTR_SPI4RST_Pos) /*!< 0x00002000 */ #define RCC_APB2RSTR_SPI4RST RCC_APB2RSTR_SPI4RST_Msk #define RCC_APB2RSTR_SYSCFGRST_Pos (14U) #define RCC_APB2RSTR_SYSCFGRST_Msk (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */ #define RCC_APB2RSTR_SYSCFGRST RCC_APB2RSTR_SYSCFGRST_Msk #define RCC_APB2RSTR_TIM9RST_Pos (16U) #define RCC_APB2RSTR_TIM9RST_Msk (0x1UL << RCC_APB2RSTR_TIM9RST_Pos) /*!< 0x00010000 */ #define RCC_APB2RSTR_TIM9RST RCC_APB2RSTR_TIM9RST_Msk #define RCC_APB2RSTR_TIM10RST_Pos (17U) #define RCC_APB2RSTR_TIM10RST_Msk (0x1UL << RCC_APB2RSTR_TIM10RST_Pos) /*!< 0x00020000 */ #define RCC_APB2RSTR_TIM10RST RCC_APB2RSTR_TIM10RST_Msk #define RCC_APB2RSTR_TIM11RST_Pos (18U) #define RCC_APB2RSTR_TIM11RST_Msk (0x1UL << RCC_APB2RSTR_TIM11RST_Pos) /*!< 0x00040000 */ #define RCC_APB2RSTR_TIM11RST RCC_APB2RSTR_TIM11RST_Msk #define RCC_APB2RSTR_SAI1RST_Pos (22U) #define RCC_APB2RSTR_SAI1RST_Msk (0x1UL << RCC_APB2RSTR_SAI1RST_Pos) /*!< 0x00400000 */ #define RCC_APB2RSTR_SAI1RST RCC_APB2RSTR_SAI1RST_Msk #define RCC_APB2RSTR_SAI2RST_Pos (23U) #define RCC_APB2RSTR_SAI2RST_Msk (0x1UL << RCC_APB2RSTR_SAI2RST_Pos) /*!< 0x00800000 */ #define RCC_APB2RSTR_SAI2RST RCC_APB2RSTR_SAI2RST_Msk /* Old SPI1RST bit definition, maintained for legacy purpose */ #define RCC_APB2RSTR_SPI1 RCC_APB2RSTR_SPI1RST /******************** Bit definition for RCC_AHB1ENR register ***************/ #define RCC_AHB1ENR_GPIOAEN_Pos (0U) #define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos) /*!< 0x00000001 */ #define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk #define RCC_AHB1ENR_GPIOBEN_Pos (1U) #define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos) /*!< 0x00000002 */ #define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk #define RCC_AHB1ENR_GPIOCEN_Pos (2U) #define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos) /*!< 0x00000004 */ #define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk #define RCC_AHB1ENR_GPIODEN_Pos (3U) #define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos) /*!< 0x00000008 */ #define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk #define RCC_AHB1ENR_GPIOEEN_Pos (4U) #define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos) /*!< 0x00000010 */ #define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk #define RCC_AHB1ENR_GPIOFEN_Pos (5U) #define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos) /*!< 0x00000020 */ #define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk #define RCC_AHB1ENR_GPIOGEN_Pos (6U) #define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos) /*!< 0x00000040 */ #define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk #define RCC_AHB1ENR_GPIOHEN_Pos (7U) #define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos) /*!< 0x00000080 */ #define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk #define RCC_AHB1ENR_CRCEN_Pos (12U) #define RCC_AHB1ENR_CRCEN_Msk (0x1UL << RCC_AHB1ENR_CRCEN_Pos) /*!< 0x00001000 */ #define RCC_AHB1ENR_CRCEN RCC_AHB1ENR_CRCEN_Msk #define RCC_AHB1ENR_BKPSRAMEN_Pos (18U) #define RCC_AHB1ENR_BKPSRAMEN_Msk (0x1UL << RCC_AHB1ENR_BKPSRAMEN_Pos) /*!< 0x00040000 */ #define RCC_AHB1ENR_BKPSRAMEN RCC_AHB1ENR_BKPSRAMEN_Msk #define RCC_AHB1ENR_DMA1EN_Pos (21U) #define RCC_AHB1ENR_DMA1EN_Msk (0x1UL << RCC_AHB1ENR_DMA1EN_Pos) /*!< 0x00200000 */ #define RCC_AHB1ENR_DMA1EN RCC_AHB1ENR_DMA1EN_Msk #define RCC_AHB1ENR_DMA2EN_Pos (22U) #define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos) /*!< 0x00400000 */ #define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk #define RCC_AHB1ENR_OTGHSEN_Pos (29U) #define RCC_AHB1ENR_OTGHSEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSEN_Pos) /*!< 0x20000000 */ #define RCC_AHB1ENR_OTGHSEN RCC_AHB1ENR_OTGHSEN_Msk #define RCC_AHB1ENR_OTGHSULPIEN_Pos (30U) #define RCC_AHB1ENR_OTGHSULPIEN_Msk (0x1UL << RCC_AHB1ENR_OTGHSULPIEN_Pos) /*!< 0x40000000 */ #define RCC_AHB1ENR_OTGHSULPIEN RCC_AHB1ENR_OTGHSULPIEN_Msk /******************** Bit definition for RCC_AHB2ENR register ***************/ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RCC_AHB2_SUPPORT /*!< AHB2 Bus is supported */ #define RCC_AHB2ENR_DCMIEN_Pos (0U) #define RCC_AHB2ENR_DCMIEN_Msk (0x1UL << RCC_AHB2ENR_DCMIEN_Pos) /*!< 0x00000001 */ #define RCC_AHB2ENR_DCMIEN RCC_AHB2ENR_DCMIEN_Msk #define RCC_AHB2ENR_OTGFSEN_Pos (7U) #define RCC_AHB2ENR_OTGFSEN_Msk (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos) /*!< 0x00000080 */ #define RCC_AHB2ENR_OTGFSEN RCC_AHB2ENR_OTGFSEN_Msk /******************** Bit definition for RCC_AHB3ENR register ***************/ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RCC_AHB3_SUPPORT /*!< AHB3 Bus is supported */ #define RCC_AHB3ENR_FMCEN_Pos (0U) #define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos) /*!< 0x00000001 */ #define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk #define RCC_AHB3ENR_QSPIEN_Pos (1U) #define RCC_AHB3ENR_QSPIEN_Msk (0x1UL << RCC_AHB3ENR_QSPIEN_Pos) /*!< 0x00000002 */ #define RCC_AHB3ENR_QSPIEN RCC_AHB3ENR_QSPIEN_Msk /******************** Bit definition for RCC_APB1ENR register ***************/ #define RCC_APB1ENR_TIM2EN_Pos (0U) #define RCC_APB1ENR_TIM2EN_Msk (0x1UL << RCC_APB1ENR_TIM2EN_Pos) /*!< 0x00000001 */ #define RCC_APB1ENR_TIM2EN RCC_APB1ENR_TIM2EN_Msk #define RCC_APB1ENR_TIM3EN_Pos (1U) #define RCC_APB1ENR_TIM3EN_Msk (0x1UL << RCC_APB1ENR_TIM3EN_Pos) /*!< 0x00000002 */ #define RCC_APB1ENR_TIM3EN RCC_APB1ENR_TIM3EN_Msk #define RCC_APB1ENR_TIM4EN_Pos (2U) #define RCC_APB1ENR_TIM4EN_Msk (0x1UL << RCC_APB1ENR_TIM4EN_Pos) /*!< 0x00000004 */ #define RCC_APB1ENR_TIM4EN RCC_APB1ENR_TIM4EN_Msk #define RCC_APB1ENR_TIM5EN_Pos (3U) #define RCC_APB1ENR_TIM5EN_Msk (0x1UL << RCC_APB1ENR_TIM5EN_Pos) /*!< 0x00000008 */ #define RCC_APB1ENR_TIM5EN RCC_APB1ENR_TIM5EN_Msk #define RCC_APB1ENR_TIM6EN_Pos (4U) #define RCC_APB1ENR_TIM6EN_Msk (0x1UL << RCC_APB1ENR_TIM6EN_Pos) /*!< 0x00000010 */ #define RCC_APB1ENR_TIM6EN RCC_APB1ENR_TIM6EN_Msk #define RCC_APB1ENR_TIM7EN_Pos (5U) #define RCC_APB1ENR_TIM7EN_Msk (0x1UL << RCC_APB1ENR_TIM7EN_Pos) /*!< 0x00000020 */ #define RCC_APB1ENR_TIM7EN RCC_APB1ENR_TIM7EN_Msk #define RCC_APB1ENR_TIM12EN_Pos (6U) #define RCC_APB1ENR_TIM12EN_Msk (0x1UL << RCC_APB1ENR_TIM12EN_Pos) /*!< 0x00000040 */ #define RCC_APB1ENR_TIM12EN RCC_APB1ENR_TIM12EN_Msk #define RCC_APB1ENR_TIM13EN_Pos (7U) #define RCC_APB1ENR_TIM13EN_Msk (0x1UL << RCC_APB1ENR_TIM13EN_Pos) /*!< 0x00000080 */ #define RCC_APB1ENR_TIM13EN RCC_APB1ENR_TIM13EN_Msk #define RCC_APB1ENR_TIM14EN_Pos (8U) #define RCC_APB1ENR_TIM14EN_Msk (0x1UL << RCC_APB1ENR_TIM14EN_Pos) /*!< 0x00000100 */ #define RCC_APB1ENR_TIM14EN RCC_APB1ENR_TIM14EN_Msk #define RCC_APB1ENR_WWDGEN_Pos (11U) #define RCC_APB1ENR_WWDGEN_Msk (0x1UL << RCC_APB1ENR_WWDGEN_Pos) /*!< 0x00000800 */ #define RCC_APB1ENR_WWDGEN RCC_APB1ENR_WWDGEN_Msk #define RCC_APB1ENR_SPI2EN_Pos (14U) #define RCC_APB1ENR_SPI2EN_Msk (0x1UL << RCC_APB1ENR_SPI2EN_Pos) /*!< 0x00004000 */ #define RCC_APB1ENR_SPI2EN RCC_APB1ENR_SPI2EN_Msk #define RCC_APB1ENR_SPI3EN_Pos (15U) #define RCC_APB1ENR_SPI3EN_Msk (0x1UL << RCC_APB1ENR_SPI3EN_Pos) /*!< 0x00008000 */ #define RCC_APB1ENR_SPI3EN RCC_APB1ENR_SPI3EN_Msk #define RCC_APB1ENR_SPDIFRXEN_Pos (16U) #define RCC_APB1ENR_SPDIFRXEN_Msk (0x1UL << RCC_APB1ENR_SPDIFRXEN_Pos) /*!< 0x00010000 */ #define RCC_APB1ENR_SPDIFRXEN RCC_APB1ENR_SPDIFRXEN_Msk #define RCC_APB1ENR_USART2EN_Pos (17U) #define RCC_APB1ENR_USART2EN_Msk (0x1UL << RCC_APB1ENR_USART2EN_Pos) /*!< 0x00020000 */ #define RCC_APB1ENR_USART2EN RCC_APB1ENR_USART2EN_Msk #define RCC_APB1ENR_USART3EN_Pos (18U) #define RCC_APB1ENR_USART3EN_Msk (0x1UL << RCC_APB1ENR_USART3EN_Pos) /*!< 0x00040000 */ #define RCC_APB1ENR_USART3EN RCC_APB1ENR_USART3EN_Msk #define RCC_APB1ENR_UART4EN_Pos (19U) #define RCC_APB1ENR_UART4EN_Msk (0x1UL << RCC_APB1ENR_UART4EN_Pos) /*!< 0x00080000 */ #define RCC_APB1ENR_UART4EN RCC_APB1ENR_UART4EN_Msk #define RCC_APB1ENR_UART5EN_Pos (20U) #define RCC_APB1ENR_UART5EN_Msk (0x1UL << RCC_APB1ENR_UART5EN_Pos) /*!< 0x00100000 */ #define RCC_APB1ENR_UART5EN RCC_APB1ENR_UART5EN_Msk #define RCC_APB1ENR_I2C1EN_Pos (21U) #define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos) /*!< 0x00200000 */ #define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk #define RCC_APB1ENR_I2C2EN_Pos (22U) #define RCC_APB1ENR_I2C2EN_Msk (0x1UL << RCC_APB1ENR_I2C2EN_Pos) /*!< 0x00400000 */ #define RCC_APB1ENR_I2C2EN RCC_APB1ENR_I2C2EN_Msk #define RCC_APB1ENR_I2C3EN_Pos (23U) #define RCC_APB1ENR_I2C3EN_Msk (0x1UL << RCC_APB1ENR_I2C3EN_Pos) /*!< 0x00800000 */ #define RCC_APB1ENR_I2C3EN RCC_APB1ENR_I2C3EN_Msk #define RCC_APB1ENR_FMPI2C1EN_Pos (24U) #define RCC_APB1ENR_FMPI2C1EN_Msk (0x1UL << RCC_APB1ENR_FMPI2C1EN_Pos) /*!< 0x01000000 */ #define RCC_APB1ENR_FMPI2C1EN RCC_APB1ENR_FMPI2C1EN_Msk #define RCC_APB1ENR_CAN1EN_Pos (25U) #define RCC_APB1ENR_CAN1EN_Msk (0x1UL << RCC_APB1ENR_CAN1EN_Pos) /*!< 0x02000000 */ #define RCC_APB1ENR_CAN1EN RCC_APB1ENR_CAN1EN_Msk #define RCC_APB1ENR_CAN2EN_Pos (26U) #define RCC_APB1ENR_CAN2EN_Msk (0x1UL << RCC_APB1ENR_CAN2EN_Pos) /*!< 0x04000000 */ #define RCC_APB1ENR_CAN2EN RCC_APB1ENR_CAN2EN_Msk #define RCC_APB1ENR_CECEN_Pos (27U) #define RCC_APB1ENR_CECEN_Msk (0x1UL << RCC_APB1ENR_CECEN_Pos) /*!< 0x08000000 */ #define RCC_APB1ENR_CECEN RCC_APB1ENR_CECEN_Msk #define RCC_APB1ENR_PWREN_Pos (28U) #define RCC_APB1ENR_PWREN_Msk (0x1UL << RCC_APB1ENR_PWREN_Pos) /*!< 0x10000000 */ #define RCC_APB1ENR_PWREN RCC_APB1ENR_PWREN_Msk #define RCC_APB1ENR_DACEN_Pos (29U) #define RCC_APB1ENR_DACEN_Msk (0x1UL << RCC_APB1ENR_DACEN_Pos) /*!< 0x20000000 */ #define RCC_APB1ENR_DACEN RCC_APB1ENR_DACEN_Msk /******************** Bit definition for RCC_APB2ENR register ***************/ #define RCC_APB2ENR_TIM1EN_Pos (0U) #define RCC_APB2ENR_TIM1EN_Msk (0x1UL << RCC_APB2ENR_TIM1EN_Pos) /*!< 0x00000001 */ #define RCC_APB2ENR_TIM1EN RCC_APB2ENR_TIM1EN_Msk #define RCC_APB2ENR_TIM8EN_Pos (1U) #define RCC_APB2ENR_TIM8EN_Msk (0x1UL << RCC_APB2ENR_TIM8EN_Pos) /*!< 0x00000002 */ #define RCC_APB2ENR_TIM8EN RCC_APB2ENR_TIM8EN_Msk #define RCC_APB2ENR_USART1EN_Pos (4U) #define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos) /*!< 0x00000010 */ #define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk #define RCC_APB2ENR_USART6EN_Pos (5U) #define RCC_APB2ENR_USART6EN_Msk (0x1UL << RCC_APB2ENR_USART6EN_Pos) /*!< 0x00000020 */ #define RCC_APB2ENR_USART6EN RCC_APB2ENR_USART6EN_Msk #define RCC_APB2ENR_ADC1EN_Pos (8U) #define RCC_APB2ENR_ADC1EN_Msk (0x1UL << RCC_APB2ENR_ADC1EN_Pos) /*!< 0x00000100 */ #define RCC_APB2ENR_ADC1EN RCC_APB2ENR_ADC1EN_Msk #define RCC_APB2ENR_ADC2EN_Pos (9U) #define RCC_APB2ENR_ADC2EN_Msk (0x1UL << RCC_APB2ENR_ADC2EN_Pos) /*!< 0x00000200 */ #define RCC_APB2ENR_ADC2EN RCC_APB2ENR_ADC2EN_Msk #define RCC_APB2ENR_ADC3EN_Pos (10U) #define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos) /*!< 0x00000400 */ #define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk #define RCC_APB2ENR_SDIOEN_Pos (11U) #define RCC_APB2ENR_SDIOEN_Msk (0x1UL << RCC_APB2ENR_SDIOEN_Pos) /*!< 0x00000800 */ #define RCC_APB2ENR_SDIOEN RCC_APB2ENR_SDIOEN_Msk #define RCC_APB2ENR_SPI1EN_Pos (12U) #define RCC_APB2ENR_SPI1EN_Msk (0x1UL << RCC_APB2ENR_SPI1EN_Pos) /*!< 0x00001000 */ #define RCC_APB2ENR_SPI1EN RCC_APB2ENR_SPI1EN_Msk #define RCC_APB2ENR_SPI4EN_Pos (13U) #define RCC_APB2ENR_SPI4EN_Msk (0x1UL << RCC_APB2ENR_SPI4EN_Pos) /*!< 0x00002000 */ #define RCC_APB2ENR_SPI4EN RCC_APB2ENR_SPI4EN_Msk #define RCC_APB2ENR_SYSCFGEN_Pos (14U) #define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos) /*!< 0x00004000 */ #define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk #define RCC_APB2ENR_TIM9EN_Pos (16U) #define RCC_APB2ENR_TIM9EN_Msk (0x1UL << RCC_APB2ENR_TIM9EN_Pos) /*!< 0x00010000 */ #define RCC_APB2ENR_TIM9EN RCC_APB2ENR_TIM9EN_Msk #define RCC_APB2ENR_TIM10EN_Pos (17U) #define RCC_APB2ENR_TIM10EN_Msk (0x1UL << RCC_APB2ENR_TIM10EN_Pos) /*!< 0x00020000 */ #define RCC_APB2ENR_TIM10EN RCC_APB2ENR_TIM10EN_Msk #define RCC_APB2ENR_TIM11EN_Pos (18U) #define RCC_APB2ENR_TIM11EN_Msk (0x1UL << RCC_APB2ENR_TIM11EN_Pos) /*!< 0x00040000 */ #define RCC_APB2ENR_TIM11EN RCC_APB2ENR_TIM11EN_Msk #define RCC_APB2ENR_SAI1EN_Pos (22U) #define RCC_APB2ENR_SAI1EN_Msk (0x1UL << RCC_APB2ENR_SAI1EN_Pos) /*!< 0x00400000 */ #define RCC_APB2ENR_SAI1EN RCC_APB2ENR_SAI1EN_Msk #define RCC_APB2ENR_SAI2EN_Pos (23U) #define RCC_APB2ENR_SAI2EN_Msk (0x1UL << RCC_APB2ENR_SAI2EN_Pos) /*!< 0x00800000 */ #define RCC_APB2ENR_SAI2EN RCC_APB2ENR_SAI2EN_Msk /******************** Bit definition for RCC_AHB1LPENR register *************/ #define RCC_AHB1LPENR_GPIOALPEN_Pos (0U) #define RCC_AHB1LPENR_GPIOALPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */ #define RCC_AHB1LPENR_GPIOALPEN RCC_AHB1LPENR_GPIOALPEN_Msk #define RCC_AHB1LPENR_GPIOBLPEN_Pos (1U) #define RCC_AHB1LPENR_GPIOBLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */ #define RCC_AHB1LPENR_GPIOBLPEN RCC_AHB1LPENR_GPIOBLPEN_Msk #define RCC_AHB1LPENR_GPIOCLPEN_Pos (2U) #define RCC_AHB1LPENR_GPIOCLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */ #define RCC_AHB1LPENR_GPIOCLPEN RCC_AHB1LPENR_GPIOCLPEN_Msk #define RCC_AHB1LPENR_GPIODLPEN_Pos (3U) #define RCC_AHB1LPENR_GPIODLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */ #define RCC_AHB1LPENR_GPIODLPEN RCC_AHB1LPENR_GPIODLPEN_Msk #define RCC_AHB1LPENR_GPIOELPEN_Pos (4U) #define RCC_AHB1LPENR_GPIOELPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */ #define RCC_AHB1LPENR_GPIOELPEN RCC_AHB1LPENR_GPIOELPEN_Msk #define RCC_AHB1LPENR_GPIOFLPEN_Pos (5U) #define RCC_AHB1LPENR_GPIOFLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOFLPEN_Pos) /*!< 0x00000020 */ #define RCC_AHB1LPENR_GPIOFLPEN RCC_AHB1LPENR_GPIOFLPEN_Msk #define RCC_AHB1LPENR_GPIOGLPEN_Pos (6U) #define RCC_AHB1LPENR_GPIOGLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOGLPEN_Pos) /*!< 0x00000040 */ #define RCC_AHB1LPENR_GPIOGLPEN RCC_AHB1LPENR_GPIOGLPEN_Msk #define RCC_AHB1LPENR_GPIOHLPEN_Pos (7U) #define RCC_AHB1LPENR_GPIOHLPEN_Msk (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */ #define RCC_AHB1LPENR_GPIOHLPEN RCC_AHB1LPENR_GPIOHLPEN_Msk #define RCC_AHB1LPENR_CRCLPEN_Pos (12U) #define RCC_AHB1LPENR_CRCLPEN_Msk (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos) /*!< 0x00001000 */ #define RCC_AHB1LPENR_CRCLPEN RCC_AHB1LPENR_CRCLPEN_Msk #define RCC_AHB1LPENR_FLITFLPEN_Pos (15U) #define RCC_AHB1LPENR_FLITFLPEN_Msk (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */ #define RCC_AHB1LPENR_FLITFLPEN RCC_AHB1LPENR_FLITFLPEN_Msk #define RCC_AHB1LPENR_SRAM1LPEN_Pos (16U) #define RCC_AHB1LPENR_SRAM1LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */ #define RCC_AHB1LPENR_SRAM1LPEN RCC_AHB1LPENR_SRAM1LPEN_Msk #define RCC_AHB1LPENR_SRAM2LPEN_Pos (17U) #define RCC_AHB1LPENR_SRAM2LPEN_Msk (0x1UL << RCC_AHB1LPENR_SRAM2LPEN_Pos) /*!< 0x00020000 */ #define RCC_AHB1LPENR_SRAM2LPEN RCC_AHB1LPENR_SRAM2LPEN_Msk #define RCC_AHB1LPENR_BKPSRAMLPEN_Pos (18U) #define RCC_AHB1LPENR_BKPSRAMLPEN_Msk (0x1UL << RCC_AHB1LPENR_BKPSRAMLPEN_Pos) /*!< 0x00040000 */ #define RCC_AHB1LPENR_BKPSRAMLPEN RCC_AHB1LPENR_BKPSRAMLPEN_Msk #define RCC_AHB1LPENR_DMA1LPEN_Pos (21U) #define RCC_AHB1LPENR_DMA1LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos) /*!< 0x00200000 */ #define RCC_AHB1LPENR_DMA1LPEN RCC_AHB1LPENR_DMA1LPEN_Msk #define RCC_AHB1LPENR_DMA2LPEN_Pos (22U) #define RCC_AHB1LPENR_DMA2LPEN_Msk (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos) /*!< 0x00400000 */ #define RCC_AHB1LPENR_DMA2LPEN RCC_AHB1LPENR_DMA2LPEN_Msk #define RCC_AHB1LPENR_OTGHSLPEN_Pos (29U) #define RCC_AHB1LPENR_OTGHSLPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSLPEN_Pos) /*!< 0x20000000 */ #define RCC_AHB1LPENR_OTGHSLPEN RCC_AHB1LPENR_OTGHSLPEN_Msk #define RCC_AHB1LPENR_OTGHSULPILPEN_Pos (30U) #define RCC_AHB1LPENR_OTGHSULPILPEN_Msk (0x1UL << RCC_AHB1LPENR_OTGHSULPILPEN_Pos) /*!< 0x40000000 */ #define RCC_AHB1LPENR_OTGHSULPILPEN RCC_AHB1LPENR_OTGHSULPILPEN_Msk /******************** Bit definition for RCC_AHB2LPENR register *************/ #define RCC_AHB2LPENR_DCMILPEN_Pos (0U) #define RCC_AHB2LPENR_DCMILPEN_Msk (0x1UL << RCC_AHB2LPENR_DCMILPEN_Pos) /*!< 0x00000001 */ #define RCC_AHB2LPENR_DCMILPEN RCC_AHB2LPENR_DCMILPEN_Msk #define RCC_AHB2LPENR_OTGFSLPEN_Pos (7U) #define RCC_AHB2LPENR_OTGFSLPEN_Msk (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */ #define RCC_AHB2LPENR_OTGFSLPEN RCC_AHB2LPENR_OTGFSLPEN_Msk /******************** Bit definition for RCC_AHB3LPENR register *************/ #define RCC_AHB3LPENR_FMCLPEN_Pos (0U) #define RCC_AHB3LPENR_FMCLPEN_Msk (0x1UL << RCC_AHB3LPENR_FMCLPEN_Pos) /*!< 0x00000001 */ #define RCC_AHB3LPENR_FMCLPEN RCC_AHB3LPENR_FMCLPEN_Msk #define RCC_AHB3LPENR_QSPILPEN_Pos (1U) #define RCC_AHB3LPENR_QSPILPEN_Msk (0x1UL << RCC_AHB3LPENR_QSPILPEN_Pos) /*!< 0x00000002 */ #define RCC_AHB3LPENR_QSPILPEN RCC_AHB3LPENR_QSPILPEN_Msk /******************** Bit definition for RCC_APB1LPENR register *************/ #define RCC_APB1LPENR_TIM2LPEN_Pos (0U) #define RCC_APB1LPENR_TIM2LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */ #define RCC_APB1LPENR_TIM2LPEN RCC_APB1LPENR_TIM2LPEN_Msk #define RCC_APB1LPENR_TIM3LPEN_Pos (1U) #define RCC_APB1LPENR_TIM3LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */ #define RCC_APB1LPENR_TIM3LPEN RCC_APB1LPENR_TIM3LPEN_Msk #define RCC_APB1LPENR_TIM4LPEN_Pos (2U) #define RCC_APB1LPENR_TIM4LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */ #define RCC_APB1LPENR_TIM4LPEN RCC_APB1LPENR_TIM4LPEN_Msk #define RCC_APB1LPENR_TIM5LPEN_Pos (3U) #define RCC_APB1LPENR_TIM5LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */ #define RCC_APB1LPENR_TIM5LPEN RCC_APB1LPENR_TIM5LPEN_Msk #define RCC_APB1LPENR_TIM6LPEN_Pos (4U) #define RCC_APB1LPENR_TIM6LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM6LPEN_Pos) /*!< 0x00000010 */ #define RCC_APB1LPENR_TIM6LPEN RCC_APB1LPENR_TIM6LPEN_Msk #define RCC_APB1LPENR_TIM7LPEN_Pos (5U) #define RCC_APB1LPENR_TIM7LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM7LPEN_Pos) /*!< 0x00000020 */ #define RCC_APB1LPENR_TIM7LPEN RCC_APB1LPENR_TIM7LPEN_Msk #define RCC_APB1LPENR_TIM12LPEN_Pos (6U) #define RCC_APB1LPENR_TIM12LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM12LPEN_Pos) /*!< 0x00000040 */ #define RCC_APB1LPENR_TIM12LPEN RCC_APB1LPENR_TIM12LPEN_Msk #define RCC_APB1LPENR_TIM13LPEN_Pos (7U) #define RCC_APB1LPENR_TIM13LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM13LPEN_Pos) /*!< 0x00000080 */ #define RCC_APB1LPENR_TIM13LPEN RCC_APB1LPENR_TIM13LPEN_Msk #define RCC_APB1LPENR_TIM14LPEN_Pos (8U) #define RCC_APB1LPENR_TIM14LPEN_Msk (0x1UL << RCC_APB1LPENR_TIM14LPEN_Pos) /*!< 0x00000100 */ #define RCC_APB1LPENR_TIM14LPEN RCC_APB1LPENR_TIM14LPEN_Msk #define RCC_APB1LPENR_WWDGLPEN_Pos (11U) #define RCC_APB1LPENR_WWDGLPEN_Msk (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */ #define RCC_APB1LPENR_WWDGLPEN RCC_APB1LPENR_WWDGLPEN_Msk #define RCC_APB1LPENR_SPI2LPEN_Pos (14U) #define RCC_APB1LPENR_SPI2LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */ #define RCC_APB1LPENR_SPI2LPEN RCC_APB1LPENR_SPI2LPEN_Msk #define RCC_APB1LPENR_SPI3LPEN_Pos (15U) #define RCC_APB1LPENR_SPI3LPEN_Msk (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */ #define RCC_APB1LPENR_SPI3LPEN RCC_APB1LPENR_SPI3LPEN_Msk #define RCC_APB1LPENR_SPDIFRXLPEN_Pos (16U) #define RCC_APB1LPENR_SPDIFRXLPEN_Msk (0x1UL << RCC_APB1LPENR_SPDIFRXLPEN_Pos) /*!< 0x00010000 */ #define RCC_APB1LPENR_SPDIFRXLPEN RCC_APB1LPENR_SPDIFRXLPEN_Msk #define RCC_APB1LPENR_USART2LPEN_Pos (17U) #define RCC_APB1LPENR_USART2LPEN_Msk (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */ #define RCC_APB1LPENR_USART2LPEN RCC_APB1LPENR_USART2LPEN_Msk #define RCC_APB1LPENR_USART3LPEN_Pos (18U) #define RCC_APB1LPENR_USART3LPEN_Msk (0x1UL << RCC_APB1LPENR_USART3LPEN_Pos) /*!< 0x00040000 */ #define RCC_APB1LPENR_USART3LPEN RCC_APB1LPENR_USART3LPEN_Msk #define RCC_APB1LPENR_UART4LPEN_Pos (19U) #define RCC_APB1LPENR_UART4LPEN_Msk (0x1UL << RCC_APB1LPENR_UART4LPEN_Pos) /*!< 0x00080000 */ #define RCC_APB1LPENR_UART4LPEN RCC_APB1LPENR_UART4LPEN_Msk #define RCC_APB1LPENR_UART5LPEN_Pos (20U) #define RCC_APB1LPENR_UART5LPEN_Msk (0x1UL << RCC_APB1LPENR_UART5LPEN_Pos) /*!< 0x00100000 */ #define RCC_APB1LPENR_UART5LPEN RCC_APB1LPENR_UART5LPEN_Msk #define RCC_APB1LPENR_I2C1LPEN_Pos (21U) #define RCC_APB1LPENR_I2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos) /*!< 0x00200000 */ #define RCC_APB1LPENR_I2C1LPEN RCC_APB1LPENR_I2C1LPEN_Msk #define RCC_APB1LPENR_I2C2LPEN_Pos (22U) #define RCC_APB1LPENR_I2C2LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos) /*!< 0x00400000 */ #define RCC_APB1LPENR_I2C2LPEN RCC_APB1LPENR_I2C2LPEN_Msk #define RCC_APB1LPENR_I2C3LPEN_Pos (23U) #define RCC_APB1LPENR_I2C3LPEN_Msk (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos) /*!< 0x00800000 */ #define RCC_APB1LPENR_I2C3LPEN RCC_APB1LPENR_I2C3LPEN_Msk #define RCC_APB1LPENR_FMPI2C1LPEN_Pos (24U) #define RCC_APB1LPENR_FMPI2C1LPEN_Msk (0x1UL << RCC_APB1LPENR_FMPI2C1LPEN_Pos) /*!< 0x01000000 */ #define RCC_APB1LPENR_FMPI2C1LPEN RCC_APB1LPENR_FMPI2C1LPEN_Msk #define RCC_APB1LPENR_CAN1LPEN_Pos (25U) #define RCC_APB1LPENR_CAN1LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN1LPEN_Pos) /*!< 0x02000000 */ #define RCC_APB1LPENR_CAN1LPEN RCC_APB1LPENR_CAN1LPEN_Msk #define RCC_APB1LPENR_CAN2LPEN_Pos (26U) #define RCC_APB1LPENR_CAN2LPEN_Msk (0x1UL << RCC_APB1LPENR_CAN2LPEN_Pos) /*!< 0x04000000 */ #define RCC_APB1LPENR_CAN2LPEN RCC_APB1LPENR_CAN2LPEN_Msk #define RCC_APB1LPENR_CECLPEN_Pos (27U) #define RCC_APB1LPENR_CECLPEN_Msk (0x1UL << RCC_APB1LPENR_CECLPEN_Pos) /*!< 0x08000000 */ #define RCC_APB1LPENR_CECLPEN RCC_APB1LPENR_CECLPEN_Msk #define RCC_APB1LPENR_PWRLPEN_Pos (28U) #define RCC_APB1LPENR_PWRLPEN_Msk (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */ #define RCC_APB1LPENR_PWRLPEN RCC_APB1LPENR_PWRLPEN_Msk #define RCC_APB1LPENR_DACLPEN_Pos (29U) #define RCC_APB1LPENR_DACLPEN_Msk (0x1UL << RCC_APB1LPENR_DACLPEN_Pos) /*!< 0x20000000 */ #define RCC_APB1LPENR_DACLPEN RCC_APB1LPENR_DACLPEN_Msk /******************** Bit definition for RCC_APB2LPENR register *************/ #define RCC_APB2LPENR_TIM1LPEN_Pos (0U) #define RCC_APB2LPENR_TIM1LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */ #define RCC_APB2LPENR_TIM1LPEN RCC_APB2LPENR_TIM1LPEN_Msk #define RCC_APB2LPENR_TIM8LPEN_Pos (1U) #define RCC_APB2LPENR_TIM8LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM8LPEN_Pos) /*!< 0x00000002 */ #define RCC_APB2LPENR_TIM8LPEN RCC_APB2LPENR_TIM8LPEN_Msk #define RCC_APB2LPENR_USART1LPEN_Pos (4U) #define RCC_APB2LPENR_USART1LPEN_Msk (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */ #define RCC_APB2LPENR_USART1LPEN RCC_APB2LPENR_USART1LPEN_Msk #define RCC_APB2LPENR_USART6LPEN_Pos (5U) #define RCC_APB2LPENR_USART6LPEN_Msk (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */ #define RCC_APB2LPENR_USART6LPEN RCC_APB2LPENR_USART6LPEN_Msk #define RCC_APB2LPENR_ADC1LPEN_Pos (8U) #define RCC_APB2LPENR_ADC1LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */ #define RCC_APB2LPENR_ADC1LPEN RCC_APB2LPENR_ADC1LPEN_Msk #define RCC_APB2LPENR_ADC2LPEN_Pos (9U) #define RCC_APB2LPENR_ADC2LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC2LPEN_Pos) /*!< 0x00000200 */ #define RCC_APB2LPENR_ADC2LPEN RCC_APB2LPENR_ADC2LPEN_Msk #define RCC_APB2LPENR_ADC3LPEN_Pos (10U) #define RCC_APB2LPENR_ADC3LPEN_Msk (0x1UL << RCC_APB2LPENR_ADC3LPEN_Pos) /*!< 0x00000400 */ #define RCC_APB2LPENR_ADC3LPEN RCC_APB2LPENR_ADC3LPEN_Msk #define RCC_APB2LPENR_SDIOLPEN_Pos (11U) #define RCC_APB2LPENR_SDIOLPEN_Msk (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */ #define RCC_APB2LPENR_SDIOLPEN RCC_APB2LPENR_SDIOLPEN_Msk #define RCC_APB2LPENR_SPI1LPEN_Pos (12U) #define RCC_APB2LPENR_SPI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */ #define RCC_APB2LPENR_SPI1LPEN RCC_APB2LPENR_SPI1LPEN_Msk #define RCC_APB2LPENR_SPI4LPEN_Pos (13U) #define RCC_APB2LPENR_SPI4LPEN_Msk (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */ #define RCC_APB2LPENR_SPI4LPEN RCC_APB2LPENR_SPI4LPEN_Msk #define RCC_APB2LPENR_SYSCFGLPEN_Pos (14U) #define RCC_APB2LPENR_SYSCFGLPEN_Msk (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */ #define RCC_APB2LPENR_SYSCFGLPEN RCC_APB2LPENR_SYSCFGLPEN_Msk #define RCC_APB2LPENR_TIM9LPEN_Pos (16U) #define RCC_APB2LPENR_TIM9LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */ #define RCC_APB2LPENR_TIM9LPEN RCC_APB2LPENR_TIM9LPEN_Msk #define RCC_APB2LPENR_TIM10LPEN_Pos (17U) #define RCC_APB2LPENR_TIM10LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */ #define RCC_APB2LPENR_TIM10LPEN RCC_APB2LPENR_TIM10LPEN_Msk #define RCC_APB2LPENR_TIM11LPEN_Pos (18U) #define RCC_APB2LPENR_TIM11LPEN_Msk (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */ #define RCC_APB2LPENR_TIM11LPEN RCC_APB2LPENR_TIM11LPEN_Msk #define RCC_APB2LPENR_SAI1LPEN_Pos (22U) #define RCC_APB2LPENR_SAI1LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI1LPEN_Pos) /*!< 0x00400000 */ #define RCC_APB2LPENR_SAI1LPEN RCC_APB2LPENR_SAI1LPEN_Msk #define RCC_APB2LPENR_SAI2LPEN_Pos (23U) #define RCC_APB2LPENR_SAI2LPEN_Msk (0x1UL << RCC_APB2LPENR_SAI2LPEN_Pos) /*!< 0x00800000 */ #define RCC_APB2LPENR_SAI2LPEN RCC_APB2LPENR_SAI2LPEN_Msk /******************** Bit definition for RCC_BDCR register ******************/ #define RCC_BDCR_LSEON_Pos (0U) #define RCC_BDCR_LSEON_Msk (0x1UL << RCC_BDCR_LSEON_Pos) /*!< 0x00000001 */ #define RCC_BDCR_LSEON RCC_BDCR_LSEON_Msk #define RCC_BDCR_LSERDY_Pos (1U) #define RCC_BDCR_LSERDY_Msk (0x1UL << RCC_BDCR_LSERDY_Pos) /*!< 0x00000002 */ #define RCC_BDCR_LSERDY RCC_BDCR_LSERDY_Msk #define RCC_BDCR_LSEBYP_Pos (2U) #define RCC_BDCR_LSEBYP_Msk (0x1UL << RCC_BDCR_LSEBYP_Pos) /*!< 0x00000004 */ #define RCC_BDCR_LSEBYP RCC_BDCR_LSEBYP_Msk #define RCC_BDCR_LSEMOD_Pos (3U) #define RCC_BDCR_LSEMOD_Msk (0x1UL << RCC_BDCR_LSEMOD_Pos) /*!< 0x00000008 */ #define RCC_BDCR_LSEMOD RCC_BDCR_LSEMOD_Msk #define RCC_BDCR_RTCSEL_Pos (8U) #define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000300 */ #define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk #define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000100 */ #define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos) /*!< 0x00000200 */ #define RCC_BDCR_RTCEN_Pos (15U) #define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos) /*!< 0x00008000 */ #define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk #define RCC_BDCR_BDRST_Pos (16U) #define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos) /*!< 0x00010000 */ #define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk /******************** Bit definition for RCC_CSR register *******************/ #define RCC_CSR_LSION_Pos (0U) #define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos) /*!< 0x00000001 */ #define RCC_CSR_LSION RCC_CSR_LSION_Msk #define RCC_CSR_LSIRDY_Pos (1U) #define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos) /*!< 0x00000002 */ #define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk #define RCC_CSR_RMVF_Pos (24U) #define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos) /*!< 0x01000000 */ #define RCC_CSR_RMVF RCC_CSR_RMVF_Msk #define RCC_CSR_BORRSTF_Pos (25U) #define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos) /*!< 0x02000000 */ #define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk #define RCC_CSR_PINRSTF_Pos (26U) #define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos) /*!< 0x04000000 */ #define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk #define RCC_CSR_PORRSTF_Pos (27U) #define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos) /*!< 0x08000000 */ #define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk #define RCC_CSR_SFTRSTF_Pos (28U) #define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos) /*!< 0x10000000 */ #define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk #define RCC_CSR_IWDGRSTF_Pos (29U) #define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos) /*!< 0x20000000 */ #define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk #define RCC_CSR_WWDGRSTF_Pos (30U) #define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos) /*!< 0x40000000 */ #define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk #define RCC_CSR_LPWRRSTF_Pos (31U) #define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos) /*!< 0x80000000 */ #define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk /* Legacy defines */ #define RCC_CSR_PADRSTF RCC_CSR_PINRSTF #define RCC_CSR_WDGRSTF RCC_CSR_IWDGRSTF /******************** Bit definition for RCC_SSCGR register *****************/ #define RCC_SSCGR_MODPER_Pos (0U) #define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos) /*!< 0x00001FFF */ #define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk #define RCC_SSCGR_INCSTEP_Pos (13U) #define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos) /*!< 0x0FFFE000 */ #define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk #define RCC_SSCGR_SPREADSEL_Pos (30U) #define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos) /*!< 0x40000000 */ #define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk #define RCC_SSCGR_SSCGEN_Pos (31U) #define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos) /*!< 0x80000000 */ #define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk /******************** Bit definition for RCC_PLLI2SCFGR register ************/ #define RCC_PLLI2SCFGR_PLLI2SM_Pos (0U) #define RCC_PLLI2SCFGR_PLLI2SM_Msk (0x3FUL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */ #define RCC_PLLI2SCFGR_PLLI2SM RCC_PLLI2SCFGR_PLLI2SM_Msk #define RCC_PLLI2SCFGR_PLLI2SM_0 (0x01UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */ #define RCC_PLLI2SCFGR_PLLI2SM_1 (0x02UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */ #define RCC_PLLI2SCFGR_PLLI2SM_2 (0x04UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */ #define RCC_PLLI2SCFGR_PLLI2SM_3 (0x08UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */ #define RCC_PLLI2SCFGR_PLLI2SM_4 (0x10UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */ #define RCC_PLLI2SCFGR_PLLI2SM_5 (0x20UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */ #define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U) #define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */ #define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk #define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */ #define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */ #define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */ #define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */ #define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */ #define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */ #define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */ #define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */ #define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */ #define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U) #define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00030000 */ #define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk #define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00010000 */ #define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos) /*!< 0x00020000 */ #define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U) #define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x0F000000 */ #define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk #define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x01000000 */ #define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x02000000 */ #define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x04000000 */ #define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos) /*!< 0x08000000 */ #define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U) #define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */ #define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk #define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */ #define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */ #define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */ /******************** Bit definition for RCC_PLLSAICFGR register ************/ #define RCC_PLLSAICFGR_PLLSAIM_Pos (0U) #define RCC_PLLSAICFGR_PLLSAIM_Msk (0x3FUL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x0000003F */ #define RCC_PLLSAICFGR_PLLSAIM RCC_PLLSAICFGR_PLLSAIM_Msk #define RCC_PLLSAICFGR_PLLSAIM_0 (0x01UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000001 */ #define RCC_PLLSAICFGR_PLLSAIM_1 (0x02UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000002 */ #define RCC_PLLSAICFGR_PLLSAIM_2 (0x04UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000004 */ #define RCC_PLLSAICFGR_PLLSAIM_3 (0x08UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000008 */ #define RCC_PLLSAICFGR_PLLSAIM_4 (0x10UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000010 */ #define RCC_PLLSAICFGR_PLLSAIM_5 (0x20UL << RCC_PLLSAICFGR_PLLSAIM_Pos) /*!< 0x00000020 */ #define RCC_PLLSAICFGR_PLLSAIN_Pos (6U) #define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00007FC0 */ #define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk #define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000040 */ #define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000080 */ #define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000100 */ #define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000200 */ #define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000400 */ #define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00000800 */ #define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00001000 */ #define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00002000 */ #define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos) /*!< 0x00004000 */ #define RCC_PLLSAICFGR_PLLSAIP_Pos (16U) #define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00030000 */ #define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk #define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00010000 */ #define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos) /*!< 0x00020000 */ #define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U) #define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x0F000000 */ #define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk #define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x01000000 */ #define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x02000000 */ #define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x04000000 */ #define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos) /*!< 0x08000000 */ /******************** Bit definition for RCC_DCKCFGR register ***************/ #define RCC_DCKCFGR_PLLI2SDIVQ_Pos (0U) #define RCC_DCKCFGR_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x0000001F */ #define RCC_DCKCFGR_PLLI2SDIVQ RCC_DCKCFGR_PLLI2SDIVQ_Msk #define RCC_DCKCFGR_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000001 */ #define RCC_DCKCFGR_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000002 */ #define RCC_DCKCFGR_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000004 */ #define RCC_DCKCFGR_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000008 */ #define RCC_DCKCFGR_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR_PLLI2SDIVQ_Pos) /*!< 0x00000010 */ #define RCC_DCKCFGR_PLLSAIDIVQ_Pos (8U) #define RCC_DCKCFGR_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00001F00 */ #define RCC_DCKCFGR_PLLSAIDIVQ RCC_DCKCFGR_PLLSAIDIVQ_Msk #define RCC_DCKCFGR_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000100 */ #define RCC_DCKCFGR_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000200 */ #define RCC_DCKCFGR_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000400 */ #define RCC_DCKCFGR_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00000800 */ #define RCC_DCKCFGR_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR_PLLSAIDIVQ_Pos) /*!< 0x00001000 */ #define RCC_DCKCFGR_SAI1SRC_Pos (20U) #define RCC_DCKCFGR_SAI1SRC_Msk (0x3UL << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00300000 */ #define RCC_DCKCFGR_SAI1SRC RCC_DCKCFGR_SAI1SRC_Msk #define RCC_DCKCFGR_SAI1SRC_0 (0x1UL << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00100000 */ #define RCC_DCKCFGR_SAI1SRC_1 (0x2UL << RCC_DCKCFGR_SAI1SRC_Pos) /*!< 0x00200000 */ #define RCC_DCKCFGR_SAI2SRC_Pos (22U) #define RCC_DCKCFGR_SAI2SRC_Msk (0x3UL << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00C00000 */ #define RCC_DCKCFGR_SAI2SRC RCC_DCKCFGR_SAI2SRC_Msk #define RCC_DCKCFGR_SAI2SRC_0 (0x1UL << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00400000 */ #define RCC_DCKCFGR_SAI2SRC_1 (0x2UL << RCC_DCKCFGR_SAI2SRC_Pos) /*!< 0x00800000 */ #define RCC_DCKCFGR_TIMPRE_Pos (24U) #define RCC_DCKCFGR_TIMPRE_Msk (0x1UL << RCC_DCKCFGR_TIMPRE_Pos) /*!< 0x01000000 */ #define RCC_DCKCFGR_TIMPRE RCC_DCKCFGR_TIMPRE_Msk #define RCC_DCKCFGR_I2S1SRC_Pos (25U) #define RCC_DCKCFGR_I2S1SRC_Msk (0x3UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x06000000 */ #define RCC_DCKCFGR_I2S1SRC RCC_DCKCFGR_I2S1SRC_Msk #define RCC_DCKCFGR_I2S1SRC_0 (0x1UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x02000000 */ #define RCC_DCKCFGR_I2S1SRC_1 (0x2UL << RCC_DCKCFGR_I2S1SRC_Pos) /*!< 0x04000000 */ #define RCC_DCKCFGR_I2S2SRC_Pos (27U) #define RCC_DCKCFGR_I2S2SRC_Msk (0x3UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x18000000 */ #define RCC_DCKCFGR_I2S2SRC RCC_DCKCFGR_I2S2SRC_Msk #define RCC_DCKCFGR_I2S2SRC_0 (0x1UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x08000000 */ #define RCC_DCKCFGR_I2S2SRC_1 (0x2UL << RCC_DCKCFGR_I2S2SRC_Pos) /*!< 0x10000000 */ /******************** Bit definition for RCC_CKGATENR register ***************/ #define RCC_CKGATENR_AHB2APB1_CKEN_Pos (0U) #define RCC_CKGATENR_AHB2APB1_CKEN_Msk (0x1UL << RCC_CKGATENR_AHB2APB1_CKEN_Pos) /*!< 0x00000001 */ #define RCC_CKGATENR_AHB2APB1_CKEN RCC_CKGATENR_AHB2APB1_CKEN_Msk #define RCC_CKGATENR_AHB2APB2_CKEN_Pos (1U) #define RCC_CKGATENR_AHB2APB2_CKEN_Msk (0x1UL << RCC_CKGATENR_AHB2APB2_CKEN_Pos) /*!< 0x00000002 */ #define RCC_CKGATENR_AHB2APB2_CKEN RCC_CKGATENR_AHB2APB2_CKEN_Msk #define RCC_CKGATENR_CM4DBG_CKEN_Pos (2U) #define RCC_CKGATENR_CM4DBG_CKEN_Msk (0x1UL << RCC_CKGATENR_CM4DBG_CKEN_Pos) /*!< 0x00000004 */ #define RCC_CKGATENR_CM4DBG_CKEN RCC_CKGATENR_CM4DBG_CKEN_Msk #define RCC_CKGATENR_SPARE_CKEN_Pos (3U) #define RCC_CKGATENR_SPARE_CKEN_Msk (0x1UL << RCC_CKGATENR_SPARE_CKEN_Pos) /*!< 0x00000008 */ #define RCC_CKGATENR_SPARE_CKEN RCC_CKGATENR_SPARE_CKEN_Msk #define RCC_CKGATENR_SRAM_CKEN_Pos (4U) #define RCC_CKGATENR_SRAM_CKEN_Msk (0x1UL << RCC_CKGATENR_SRAM_CKEN_Pos) /*!< 0x00000010 */ #define RCC_CKGATENR_SRAM_CKEN RCC_CKGATENR_SRAM_CKEN_Msk #define RCC_CKGATENR_FLITF_CKEN_Pos (5U) #define RCC_CKGATENR_FLITF_CKEN_Msk (0x1UL << RCC_CKGATENR_FLITF_CKEN_Pos) /*!< 0x00000020 */ #define RCC_CKGATENR_FLITF_CKEN RCC_CKGATENR_FLITF_CKEN_Msk #define RCC_CKGATENR_RCC_CKEN_Pos (6U) #define RCC_CKGATENR_RCC_CKEN_Msk (0x1UL << RCC_CKGATENR_RCC_CKEN_Pos) /*!< 0x00000040 */ #define RCC_CKGATENR_RCC_CKEN RCC_CKGATENR_RCC_CKEN_Msk /******************** Bit definition for RCC_DCKCFGR2 register ***************/ #define RCC_DCKCFGR2_FMPI2C1SEL_Pos (22U) #define RCC_DCKCFGR2_FMPI2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00C00000 */ #define RCC_DCKCFGR2_FMPI2C1SEL RCC_DCKCFGR2_FMPI2C1SEL_Msk #define RCC_DCKCFGR2_FMPI2C1SEL_0 (0x1UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00400000 */ #define RCC_DCKCFGR2_FMPI2C1SEL_1 (0x2UL << RCC_DCKCFGR2_FMPI2C1SEL_Pos) /*!< 0x00800000 */ #define RCC_DCKCFGR2_CECSEL_Pos (26U) #define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos) /*!< 0x04000000 */ #define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk #define RCC_DCKCFGR2_CK48MSEL_Pos (27U) #define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos) /*!< 0x08000000 */ #define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk #define RCC_DCKCFGR2_SDIOSEL_Pos (28U) #define RCC_DCKCFGR2_SDIOSEL_Msk (0x1UL << RCC_DCKCFGR2_SDIOSEL_Pos) /*!< 0x10000000 */ #define RCC_DCKCFGR2_SDIOSEL RCC_DCKCFGR2_SDIOSEL_Msk #define RCC_DCKCFGR2_SPDIFRXSEL_Pos (29U) #define RCC_DCKCFGR2_SPDIFRXSEL_Msk (0x1UL << RCC_DCKCFGR2_SPDIFRXSEL_Pos) /*!< 0x20000000 */ #define RCC_DCKCFGR2_SPDIFRXSEL RCC_DCKCFGR2_SPDIFRXSEL_Msk /******************************************************************************/ /* */ /* Real-Time Clock (RTC) */ /* */ /******************************************************************************/ /* * @brief Specific device feature definitions (not present on all devices in the STM32F4 series) */ #define RTC_TAMPER2_SUPPORT /*!< TAMPER 2 feature support */ #define RTC_AF2_SUPPORT /*!< RTC Alternate Function 2 mapping support */ /******************** Bits definition for RTC_TR register *******************/ #define RTC_TR_PM_Pos (22U) #define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos) /*!< 0x00400000 */ #define RTC_TR_PM RTC_TR_PM_Msk #define RTC_TR_HT_Pos (20U) #define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos) /*!< 0x00300000 */ #define RTC_TR_HT RTC_TR_HT_Msk #define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos) /*!< 0x00100000 */ #define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos) /*!< 0x00200000 */ #define RTC_TR_HU_Pos (16U) #define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos) /*!< 0x000F0000 */ #define RTC_TR_HU RTC_TR_HU_Msk #define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos) /*!< 0x00010000 */ #define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos) /*!< 0x00020000 */ #define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos) /*!< 0x00040000 */ #define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos) /*!< 0x00080000 */ #define RTC_TR_MNT_Pos (12U) #define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos) /*!< 0x00007000 */ #define RTC_TR_MNT RTC_TR_MNT_Msk #define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos) /*!< 0x00001000 */ #define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos) /*!< 0x00002000 */ #define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos) /*!< 0x00004000 */ #define RTC_TR_MNU_Pos (8U) #define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos) /*!< 0x00000F00 */ #define RTC_TR_MNU RTC_TR_MNU_Msk #define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos) /*!< 0x00000100 */ #define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos) /*!< 0x00000200 */ #define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos) /*!< 0x00000400 */ #define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos) /*!< 0x00000800 */ #define RTC_TR_ST_Pos (4U) #define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos) /*!< 0x00000070 */ #define RTC_TR_ST RTC_TR_ST_Msk #define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos) /*!< 0x00000010 */ #define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos) /*!< 0x00000020 */ #define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos) /*!< 0x00000040 */ #define RTC_TR_SU_Pos (0U) #define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos) /*!< 0x0000000F */ #define RTC_TR_SU RTC_TR_SU_Msk #define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos) /*!< 0x00000001 */ #define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos) /*!< 0x00000002 */ #define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos) /*!< 0x00000004 */ #define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_DR register *******************/ #define RTC_DR_YT_Pos (20U) #define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos) /*!< 0x00F00000 */ #define RTC_DR_YT RTC_DR_YT_Msk #define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos) /*!< 0x00100000 */ #define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos) /*!< 0x00200000 */ #define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos) /*!< 0x00400000 */ #define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos) /*!< 0x00800000 */ #define RTC_DR_YU_Pos (16U) #define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos) /*!< 0x000F0000 */ #define RTC_DR_YU RTC_DR_YU_Msk #define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos) /*!< 0x00010000 */ #define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos) /*!< 0x00020000 */ #define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos) /*!< 0x00040000 */ #define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos) /*!< 0x00080000 */ #define RTC_DR_WDU_Pos (13U) #define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos) /*!< 0x0000E000 */ #define RTC_DR_WDU RTC_DR_WDU_Msk #define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos) /*!< 0x00002000 */ #define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos) /*!< 0x00004000 */ #define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos) /*!< 0x00008000 */ #define RTC_DR_MT_Pos (12U) #define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos) /*!< 0x00001000 */ #define RTC_DR_MT RTC_DR_MT_Msk #define RTC_DR_MU_Pos (8U) #define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos) /*!< 0x00000F00 */ #define RTC_DR_MU RTC_DR_MU_Msk #define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos) /*!< 0x00000100 */ #define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos) /*!< 0x00000200 */ #define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos) /*!< 0x00000400 */ #define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos) /*!< 0x00000800 */ #define RTC_DR_DT_Pos (4U) #define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos) /*!< 0x00000030 */ #define RTC_DR_DT RTC_DR_DT_Msk #define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos) /*!< 0x00000010 */ #define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos) /*!< 0x00000020 */ #define RTC_DR_DU_Pos (0U) #define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos) /*!< 0x0000000F */ #define RTC_DR_DU RTC_DR_DU_Msk #define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos) /*!< 0x00000001 */ #define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos) /*!< 0x00000002 */ #define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos) /*!< 0x00000004 */ #define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_CR register *******************/ #define RTC_CR_COE_Pos (23U) #define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos) /*!< 0x00800000 */ #define RTC_CR_COE RTC_CR_COE_Msk #define RTC_CR_OSEL_Pos (21U) #define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos) /*!< 0x00600000 */ #define RTC_CR_OSEL RTC_CR_OSEL_Msk #define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos) /*!< 0x00200000 */ #define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos) /*!< 0x00400000 */ #define RTC_CR_POL_Pos (20U) #define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos) /*!< 0x00100000 */ #define RTC_CR_POL RTC_CR_POL_Msk #define RTC_CR_COSEL_Pos (19U) #define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos) /*!< 0x00080000 */ #define RTC_CR_COSEL RTC_CR_COSEL_Msk #define RTC_CR_BKP_Pos (18U) #define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos) /*!< 0x00040000 */ #define RTC_CR_BKP RTC_CR_BKP_Msk #define RTC_CR_SUB1H_Pos (17U) #define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos) /*!< 0x00020000 */ #define RTC_CR_SUB1H RTC_CR_SUB1H_Msk #define RTC_CR_ADD1H_Pos (16U) #define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos) /*!< 0x00010000 */ #define RTC_CR_ADD1H RTC_CR_ADD1H_Msk #define RTC_CR_TSIE_Pos (15U) #define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos) /*!< 0x00008000 */ #define RTC_CR_TSIE RTC_CR_TSIE_Msk #define RTC_CR_WUTIE_Pos (14U) #define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos) /*!< 0x00004000 */ #define RTC_CR_WUTIE RTC_CR_WUTIE_Msk #define RTC_CR_ALRBIE_Pos (13U) #define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos) /*!< 0x00002000 */ #define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk #define RTC_CR_ALRAIE_Pos (12U) #define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos) /*!< 0x00001000 */ #define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk #define RTC_CR_TSE_Pos (11U) #define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos) /*!< 0x00000800 */ #define RTC_CR_TSE RTC_CR_TSE_Msk #define RTC_CR_WUTE_Pos (10U) #define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos) /*!< 0x00000400 */ #define RTC_CR_WUTE RTC_CR_WUTE_Msk #define RTC_CR_ALRBE_Pos (9U) #define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos) /*!< 0x00000200 */ #define RTC_CR_ALRBE RTC_CR_ALRBE_Msk #define RTC_CR_ALRAE_Pos (8U) #define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos) /*!< 0x00000100 */ #define RTC_CR_ALRAE RTC_CR_ALRAE_Msk #define RTC_CR_DCE_Pos (7U) #define RTC_CR_DCE_Msk (0x1UL << RTC_CR_DCE_Pos) /*!< 0x00000080 */ #define RTC_CR_DCE RTC_CR_DCE_Msk #define RTC_CR_FMT_Pos (6U) #define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos) /*!< 0x00000040 */ #define RTC_CR_FMT RTC_CR_FMT_Msk #define RTC_CR_BYPSHAD_Pos (5U) #define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos) /*!< 0x00000020 */ #define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk #define RTC_CR_REFCKON_Pos (4U) #define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos) /*!< 0x00000010 */ #define RTC_CR_REFCKON RTC_CR_REFCKON_Msk #define RTC_CR_TSEDGE_Pos (3U) #define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos) /*!< 0x00000008 */ #define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk #define RTC_CR_WUCKSEL_Pos (0U) #define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000007 */ #define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk #define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000001 */ #define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000002 */ #define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos) /*!< 0x00000004 */ /* Legacy defines */ #define RTC_CR_BCK RTC_CR_BKP /******************** Bits definition for RTC_ISR register ******************/ #define RTC_ISR_RECALPF_Pos (16U) #define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos) /*!< 0x00010000 */ #define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk #define RTC_ISR_TAMP1F_Pos (13U) #define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos) /*!< 0x00002000 */ #define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk #define RTC_ISR_TAMP2F_Pos (14U) #define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos) /*!< 0x00004000 */ #define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk #define RTC_ISR_TSOVF_Pos (12U) #define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos) /*!< 0x00001000 */ #define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk #define RTC_ISR_TSF_Pos (11U) #define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos) /*!< 0x00000800 */ #define RTC_ISR_TSF RTC_ISR_TSF_Msk #define RTC_ISR_WUTF_Pos (10U) #define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos) /*!< 0x00000400 */ #define RTC_ISR_WUTF RTC_ISR_WUTF_Msk #define RTC_ISR_ALRBF_Pos (9U) #define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos) /*!< 0x00000200 */ #define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk #define RTC_ISR_ALRAF_Pos (8U) #define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos) /*!< 0x00000100 */ #define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk #define RTC_ISR_INIT_Pos (7U) #define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos) /*!< 0x00000080 */ #define RTC_ISR_INIT RTC_ISR_INIT_Msk #define RTC_ISR_INITF_Pos (6U) #define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos) /*!< 0x00000040 */ #define RTC_ISR_INITF RTC_ISR_INITF_Msk #define RTC_ISR_RSF_Pos (5U) #define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos) /*!< 0x00000020 */ #define RTC_ISR_RSF RTC_ISR_RSF_Msk #define RTC_ISR_INITS_Pos (4U) #define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos) /*!< 0x00000010 */ #define RTC_ISR_INITS RTC_ISR_INITS_Msk #define RTC_ISR_SHPF_Pos (3U) #define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos) /*!< 0x00000008 */ #define RTC_ISR_SHPF RTC_ISR_SHPF_Msk #define RTC_ISR_WUTWF_Pos (2U) #define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos) /*!< 0x00000004 */ #define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk #define RTC_ISR_ALRBWF_Pos (1U) #define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos) /*!< 0x00000002 */ #define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk #define RTC_ISR_ALRAWF_Pos (0U) #define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos) /*!< 0x00000001 */ #define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk /******************** Bits definition for RTC_PRER register *****************/ #define RTC_PRER_PREDIV_A_Pos (16U) #define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos) /*!< 0x007F0000 */ #define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk #define RTC_PRER_PREDIV_S_Pos (0U) #define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos) /*!< 0x00007FFF */ #define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk /******************** Bits definition for RTC_WUTR register *****************/ #define RTC_WUTR_WUT_Pos (0U) #define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos) /*!< 0x0000FFFF */ #define RTC_WUTR_WUT RTC_WUTR_WUT_Msk /******************** Bits definition for RTC_CALIBR register ***************/ #define RTC_CALIBR_DCS_Pos (7U) #define RTC_CALIBR_DCS_Msk (0x1UL << RTC_CALIBR_DCS_Pos) /*!< 0x00000080 */ #define RTC_CALIBR_DCS RTC_CALIBR_DCS_Msk #define RTC_CALIBR_DC_Pos (0U) #define RTC_CALIBR_DC_Msk (0x1FUL << RTC_CALIBR_DC_Pos) /*!< 0x0000001F */ #define RTC_CALIBR_DC RTC_CALIBR_DC_Msk /******************** Bits definition for RTC_ALRMAR register ***************/ #define RTC_ALRMAR_MSK4_Pos (31U) #define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos) /*!< 0x80000000 */ #define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk #define RTC_ALRMAR_WDSEL_Pos (30U) #define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos) /*!< 0x40000000 */ #define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk #define RTC_ALRMAR_DT_Pos (28U) #define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos) /*!< 0x30000000 */ #define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk #define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos) /*!< 0x10000000 */ #define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos) /*!< 0x20000000 */ #define RTC_ALRMAR_DU_Pos (24U) #define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos) /*!< 0x0F000000 */ #define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk #define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos) /*!< 0x01000000 */ #define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos) /*!< 0x02000000 */ #define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos) /*!< 0x04000000 */ #define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos) /*!< 0x08000000 */ #define RTC_ALRMAR_MSK3_Pos (23U) #define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos) /*!< 0x00800000 */ #define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk #define RTC_ALRMAR_PM_Pos (22U) #define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos) /*!< 0x00400000 */ #define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk #define RTC_ALRMAR_HT_Pos (20U) #define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos) /*!< 0x00300000 */ #define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk #define RTC_ALRMAR_HT_0 (0x1UL << RTC_ALRMAR_HT_Pos) /*!< 0x00100000 */ #define RTC_ALRMAR_HT_1 (0x2UL << RTC_ALRMAR_HT_Pos) /*!< 0x00200000 */ #define RTC_ALRMAR_HU_Pos (16U) #define RTC_ALRMAR_HU_Msk (0xFUL << RTC_ALRMAR_HU_Pos) /*!< 0x000F0000 */ #define RTC_ALRMAR_HU RTC_ALRMAR_HU_Msk #define RTC_ALRMAR_HU_0 (0x1UL << RTC_ALRMAR_HU_Pos) /*!< 0x00010000 */ #define RTC_ALRMAR_HU_1 (0x2UL << RTC_ALRMAR_HU_Pos) /*!< 0x00020000 */ #define RTC_ALRMAR_HU_2 (0x4UL << RTC_ALRMAR_HU_Pos) /*!< 0x00040000 */ #define RTC_ALRMAR_HU_3 (0x8UL << RTC_ALRMAR_HU_Pos) /*!< 0x00080000 */ #define RTC_ALRMAR_MSK2_Pos (15U) #define RTC_ALRMAR_MSK2_Msk (0x1UL << RTC_ALRMAR_MSK2_Pos) /*!< 0x00008000 */ #define RTC_ALRMAR_MSK2 RTC_ALRMAR_MSK2_Msk #define RTC_ALRMAR_MNT_Pos (12U) #define RTC_ALRMAR_MNT_Msk (0x7UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00007000 */ #define RTC_ALRMAR_MNT RTC_ALRMAR_MNT_Msk #define RTC_ALRMAR_MNT_0 (0x1UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00001000 */ #define RTC_ALRMAR_MNT_1 (0x2UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00002000 */ #define RTC_ALRMAR_MNT_2 (0x4UL << RTC_ALRMAR_MNT_Pos) /*!< 0x00004000 */ #define RTC_ALRMAR_MNU_Pos (8U) #define RTC_ALRMAR_MNU_Msk (0xFUL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000F00 */ #define RTC_ALRMAR_MNU RTC_ALRMAR_MNU_Msk #define RTC_ALRMAR_MNU_0 (0x1UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000100 */ #define RTC_ALRMAR_MNU_1 (0x2UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000200 */ #define RTC_ALRMAR_MNU_2 (0x4UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000400 */ #define RTC_ALRMAR_MNU_3 (0x8UL << RTC_ALRMAR_MNU_Pos) /*!< 0x00000800 */ #define RTC_ALRMAR_MSK1_Pos (7U) #define RTC_ALRMAR_MSK1_Msk (0x1UL << RTC_ALRMAR_MSK1_Pos) /*!< 0x00000080 */ #define RTC_ALRMAR_MSK1 RTC_ALRMAR_MSK1_Msk #define RTC_ALRMAR_ST_Pos (4U) #define RTC_ALRMAR_ST_Msk (0x7UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000070 */ #define RTC_ALRMAR_ST RTC_ALRMAR_ST_Msk #define RTC_ALRMAR_ST_0 (0x1UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000010 */ #define RTC_ALRMAR_ST_1 (0x2UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000020 */ #define RTC_ALRMAR_ST_2 (0x4UL << RTC_ALRMAR_ST_Pos) /*!< 0x00000040 */ #define RTC_ALRMAR_SU_Pos (0U) #define RTC_ALRMAR_SU_Msk (0xFUL << RTC_ALRMAR_SU_Pos) /*!< 0x0000000F */ #define RTC_ALRMAR_SU RTC_ALRMAR_SU_Msk #define RTC_ALRMAR_SU_0 (0x1UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000001 */ #define RTC_ALRMAR_SU_1 (0x2UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000002 */ #define RTC_ALRMAR_SU_2 (0x4UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000004 */ #define RTC_ALRMAR_SU_3 (0x8UL << RTC_ALRMAR_SU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_ALRMBR register ***************/ #define RTC_ALRMBR_MSK4_Pos (31U) #define RTC_ALRMBR_MSK4_Msk (0x1UL << RTC_ALRMBR_MSK4_Pos) /*!< 0x80000000 */ #define RTC_ALRMBR_MSK4 RTC_ALRMBR_MSK4_Msk #define RTC_ALRMBR_WDSEL_Pos (30U) #define RTC_ALRMBR_WDSEL_Msk (0x1UL << RTC_ALRMBR_WDSEL_Pos) /*!< 0x40000000 */ #define RTC_ALRMBR_WDSEL RTC_ALRMBR_WDSEL_Msk #define RTC_ALRMBR_DT_Pos (28U) #define RTC_ALRMBR_DT_Msk (0x3UL << RTC_ALRMBR_DT_Pos) /*!< 0x30000000 */ #define RTC_ALRMBR_DT RTC_ALRMBR_DT_Msk #define RTC_ALRMBR_DT_0 (0x1UL << RTC_ALRMBR_DT_Pos) /*!< 0x10000000 */ #define RTC_ALRMBR_DT_1 (0x2UL << RTC_ALRMBR_DT_Pos) /*!< 0x20000000 */ #define RTC_ALRMBR_DU_Pos (24U) #define RTC_ALRMBR_DU_Msk (0xFUL << RTC_ALRMBR_DU_Pos) /*!< 0x0F000000 */ #define RTC_ALRMBR_DU RTC_ALRMBR_DU_Msk #define RTC_ALRMBR_DU_0 (0x1UL << RTC_ALRMBR_DU_Pos) /*!< 0x01000000 */ #define RTC_ALRMBR_DU_1 (0x2UL << RTC_ALRMBR_DU_Pos) /*!< 0x02000000 */ #define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos) /*!< 0x04000000 */ #define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos) /*!< 0x08000000 */ #define RTC_ALRMBR_MSK3_Pos (23U) #define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos) /*!< 0x00800000 */ #define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk #define RTC_ALRMBR_PM_Pos (22U) #define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos) /*!< 0x00400000 */ #define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk #define RTC_ALRMBR_HT_Pos (20U) #define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos) /*!< 0x00300000 */ #define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk #define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos) /*!< 0x00100000 */ #define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos) /*!< 0x00200000 */ #define RTC_ALRMBR_HU_Pos (16U) #define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos) /*!< 0x000F0000 */ #define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk #define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos) /*!< 0x00010000 */ #define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos) /*!< 0x00020000 */ #define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos) /*!< 0x00040000 */ #define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos) /*!< 0x00080000 */ #define RTC_ALRMBR_MSK2_Pos (15U) #define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos) /*!< 0x00008000 */ #define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk #define RTC_ALRMBR_MNT_Pos (12U) #define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00007000 */ #define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk #define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00001000 */ #define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00002000 */ #define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos) /*!< 0x00004000 */ #define RTC_ALRMBR_MNU_Pos (8U) #define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000F00 */ #define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk #define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000100 */ #define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000200 */ #define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000400 */ #define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos) /*!< 0x00000800 */ #define RTC_ALRMBR_MSK1_Pos (7U) #define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos) /*!< 0x00000080 */ #define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk #define RTC_ALRMBR_ST_Pos (4U) #define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000070 */ #define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk #define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000010 */ #define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000020 */ #define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos) /*!< 0x00000040 */ #define RTC_ALRMBR_SU_Pos (0U) #define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos) /*!< 0x0000000F */ #define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk #define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000001 */ #define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000002 */ #define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000004 */ #define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_WPR register ******************/ #define RTC_WPR_KEY_Pos (0U) #define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos) /*!< 0x000000FF */ #define RTC_WPR_KEY RTC_WPR_KEY_Msk /******************** Bits definition for RTC_SSR register ******************/ #define RTC_SSR_SS_Pos (0U) #define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos) /*!< 0x0000FFFF */ #define RTC_SSR_SS RTC_SSR_SS_Msk /******************** Bits definition for RTC_SHIFTR register ***************/ #define RTC_SHIFTR_SUBFS_Pos (0U) #define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos) /*!< 0x00007FFF */ #define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk #define RTC_SHIFTR_ADD1S_Pos (31U) #define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos) /*!< 0x80000000 */ #define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk /******************** Bits definition for RTC_TSTR register *****************/ #define RTC_TSTR_PM_Pos (22U) #define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos) /*!< 0x00400000 */ #define RTC_TSTR_PM RTC_TSTR_PM_Msk #define RTC_TSTR_HT_Pos (20U) #define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos) /*!< 0x00300000 */ #define RTC_TSTR_HT RTC_TSTR_HT_Msk #define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos) /*!< 0x00100000 */ #define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos) /*!< 0x00200000 */ #define RTC_TSTR_HU_Pos (16U) #define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos) /*!< 0x000F0000 */ #define RTC_TSTR_HU RTC_TSTR_HU_Msk #define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos) /*!< 0x00010000 */ #define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos) /*!< 0x00020000 */ #define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos) /*!< 0x00040000 */ #define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos) /*!< 0x00080000 */ #define RTC_TSTR_MNT_Pos (12U) #define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos) /*!< 0x00007000 */ #define RTC_TSTR_MNT RTC_TSTR_MNT_Msk #define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos) /*!< 0x00001000 */ #define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos) /*!< 0x00002000 */ #define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos) /*!< 0x00004000 */ #define RTC_TSTR_MNU_Pos (8U) #define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos) /*!< 0x00000F00 */ #define RTC_TSTR_MNU RTC_TSTR_MNU_Msk #define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos) /*!< 0x00000100 */ #define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos) /*!< 0x00000200 */ #define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos) /*!< 0x00000400 */ #define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos) /*!< 0x00000800 */ #define RTC_TSTR_ST_Pos (4U) #define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos) /*!< 0x00000070 */ #define RTC_TSTR_ST RTC_TSTR_ST_Msk #define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos) /*!< 0x00000010 */ #define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos) /*!< 0x00000020 */ #define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos) /*!< 0x00000040 */ #define RTC_TSTR_SU_Pos (0U) #define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos) /*!< 0x0000000F */ #define RTC_TSTR_SU RTC_TSTR_SU_Msk #define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos) /*!< 0x00000001 */ #define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos) /*!< 0x00000002 */ #define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos) /*!< 0x00000004 */ #define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_TSDR register *****************/ #define RTC_TSDR_WDU_Pos (13U) #define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos) /*!< 0x0000E000 */ #define RTC_TSDR_WDU RTC_TSDR_WDU_Msk #define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos) /*!< 0x00002000 */ #define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos) /*!< 0x00004000 */ #define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos) /*!< 0x00008000 */ #define RTC_TSDR_MT_Pos (12U) #define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos) /*!< 0x00001000 */ #define RTC_TSDR_MT RTC_TSDR_MT_Msk #define RTC_TSDR_MU_Pos (8U) #define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos) /*!< 0x00000F00 */ #define RTC_TSDR_MU RTC_TSDR_MU_Msk #define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos) /*!< 0x00000100 */ #define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos) /*!< 0x00000200 */ #define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos) /*!< 0x00000400 */ #define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos) /*!< 0x00000800 */ #define RTC_TSDR_DT_Pos (4U) #define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos) /*!< 0x00000030 */ #define RTC_TSDR_DT RTC_TSDR_DT_Msk #define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos) /*!< 0x00000010 */ #define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos) /*!< 0x00000020 */ #define RTC_TSDR_DU_Pos (0U) #define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos) /*!< 0x0000000F */ #define RTC_TSDR_DU RTC_TSDR_DU_Msk #define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos) /*!< 0x00000001 */ #define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos) /*!< 0x00000002 */ #define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos) /*!< 0x00000004 */ #define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos) /*!< 0x00000008 */ /******************** Bits definition for RTC_TSSSR register ****************/ #define RTC_TSSSR_SS_Pos (0U) #define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos) /*!< 0x0000FFFF */ #define RTC_TSSSR_SS RTC_TSSSR_SS_Msk /******************** Bits definition for RTC_CAL register *****************/ #define RTC_CALR_CALP_Pos (15U) #define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos) /*!< 0x00008000 */ #define RTC_CALR_CALP RTC_CALR_CALP_Msk #define RTC_CALR_CALW8_Pos (14U) #define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos) /*!< 0x00004000 */ #define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk #define RTC_CALR_CALW16_Pos (13U) #define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos) /*!< 0x00002000 */ #define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk #define RTC_CALR_CALM_Pos (0U) #define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos) /*!< 0x000001FF */ #define RTC_CALR_CALM RTC_CALR_CALM_Msk #define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos) /*!< 0x00000001 */ #define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos) /*!< 0x00000002 */ #define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos) /*!< 0x00000004 */ #define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos) /*!< 0x00000008 */ #define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos) /*!< 0x00000010 */ #define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos) /*!< 0x00000020 */ #define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos) /*!< 0x00000040 */ #define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos) /*!< 0x00000080 */ #define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos) /*!< 0x00000100 */ /******************** Bits definition for RTC_TAFCR register ****************/ #define RTC_TAFCR_ALARMOUTTYPE_Pos (18U) #define RTC_TAFCR_ALARMOUTTYPE_Msk (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos) /*!< 0x00040000 */ #define RTC_TAFCR_ALARMOUTTYPE RTC_TAFCR_ALARMOUTTYPE_Msk #define RTC_TAFCR_TSINSEL_Pos (17U) #define RTC_TAFCR_TSINSEL_Msk (0x1UL << RTC_TAFCR_TSINSEL_Pos) /*!< 0x00020000 */ #define RTC_TAFCR_TSINSEL RTC_TAFCR_TSINSEL_Msk #define RTC_TAFCR_TAMP1INSEL_Pos (16U) #define RTC_TAFCR_TAMP1INSEL_Msk (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos) /*!< 0x00010000 */ #define RTC_TAFCR_TAMP1INSEL RTC_TAFCR_TAMP1INSEL_Msk #define RTC_TAFCR_TAMPPUDIS_Pos (15U) #define RTC_TAFCR_TAMPPUDIS_Msk (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos) /*!< 0x00008000 */ #define RTC_TAFCR_TAMPPUDIS RTC_TAFCR_TAMPPUDIS_Msk #define RTC_TAFCR_TAMPPRCH_Pos (13U) #define RTC_TAFCR_TAMPPRCH_Msk (0x3UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00006000 */ #define RTC_TAFCR_TAMPPRCH RTC_TAFCR_TAMPPRCH_Msk #define RTC_TAFCR_TAMPPRCH_0 (0x1UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00002000 */ #define RTC_TAFCR_TAMPPRCH_1 (0x2UL << RTC_TAFCR_TAMPPRCH_Pos) /*!< 0x00004000 */ #define RTC_TAFCR_TAMPFLT_Pos (11U) #define RTC_TAFCR_TAMPFLT_Msk (0x3UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001800 */ #define RTC_TAFCR_TAMPFLT RTC_TAFCR_TAMPFLT_Msk #define RTC_TAFCR_TAMPFLT_0 (0x1UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00000800 */ #define RTC_TAFCR_TAMPFLT_1 (0x2UL << RTC_TAFCR_TAMPFLT_Pos) /*!< 0x00001000 */ #define RTC_TAFCR_TAMPFREQ_Pos (8U) #define RTC_TAFCR_TAMPFREQ_Msk (0x7UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000700 */ #define RTC_TAFCR_TAMPFREQ RTC_TAFCR_TAMPFREQ_Msk #define RTC_TAFCR_TAMPFREQ_0 (0x1UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000100 */ #define RTC_TAFCR_TAMPFREQ_1 (0x2UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000200 */ #define RTC_TAFCR_TAMPFREQ_2 (0x4UL << RTC_TAFCR_TAMPFREQ_Pos) /*!< 0x00000400 */ #define RTC_TAFCR_TAMPTS_Pos (7U) #define RTC_TAFCR_TAMPTS_Msk (0x1UL << RTC_TAFCR_TAMPTS_Pos) /*!< 0x00000080 */ #define RTC_TAFCR_TAMPTS RTC_TAFCR_TAMPTS_Msk #define RTC_TAFCR_TAMP2TRG_Pos (4U) #define RTC_TAFCR_TAMP2TRG_Msk (0x1UL << RTC_TAFCR_TAMP2TRG_Pos) /*!< 0x00000010 */ #define RTC_TAFCR_TAMP2TRG RTC_TAFCR_TAMP2TRG_Msk #define RTC_TAFCR_TAMP2E_Pos (3U) #define RTC_TAFCR_TAMP2E_Msk (0x1UL << RTC_TAFCR_TAMP2E_Pos) /*!< 0x00000008 */ #define RTC_TAFCR_TAMP2E RTC_TAFCR_TAMP2E_Msk #define RTC_TAFCR_TAMPIE_Pos (2U) #define RTC_TAFCR_TAMPIE_Msk (0x1UL << RTC_TAFCR_TAMPIE_Pos) /*!< 0x00000004 */ #define RTC_TAFCR_TAMPIE RTC_TAFCR_TAMPIE_Msk #define RTC_TAFCR_TAMP1TRG_Pos (1U) #define RTC_TAFCR_TAMP1TRG_Msk (0x1UL << RTC_TAFCR_TAMP1TRG_Pos) /*!< 0x00000002 */ #define RTC_TAFCR_TAMP1TRG RTC_TAFCR_TAMP1TRG_Msk #define RTC_TAFCR_TAMP1E_Pos (0U) #define RTC_TAFCR_TAMP1E_Msk (0x1UL << RTC_TAFCR_TAMP1E_Pos) /*!< 0x00000001 */ #define RTC_TAFCR_TAMP1E RTC_TAFCR_TAMP1E_Msk /* Legacy defines */ #define RTC_TAFCR_TAMPINSEL RTC_TAFCR_TAMP1INSEL /******************** Bits definition for RTC_ALRMASSR register *************/ #define RTC_ALRMASSR_MASKSS_Pos (24U) #define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x0F000000 */ #define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk #define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x01000000 */ #define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x02000000 */ #define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x04000000 */ #define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos) /*!< 0x08000000 */ #define RTC_ALRMASSR_SS_Pos (0U) #define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos) /*!< 0x00007FFF */ #define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk /******************** Bits definition for RTC_ALRMBSSR register *************/ #define RTC_ALRMBSSR_MASKSS_Pos (24U) #define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x0F000000 */ #define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk #define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x01000000 */ #define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x02000000 */ #define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x04000000 */ #define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos) /*!< 0x08000000 */ #define RTC_ALRMBSSR_SS_Pos (0U) #define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos) /*!< 0x00007FFF */ #define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk /******************** Bits definition for RTC_BKP0R register ****************/ #define RTC_BKP0R_Pos (0U) #define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP0R RTC_BKP0R_Msk /******************** Bits definition for RTC_BKP1R register ****************/ #define RTC_BKP1R_Pos (0U) #define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP1R RTC_BKP1R_Msk /******************** Bits definition for RTC_BKP2R register ****************/ #define RTC_BKP2R_Pos (0U) #define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP2R RTC_BKP2R_Msk /******************** Bits definition for RTC_BKP3R register ****************/ #define RTC_BKP3R_Pos (0U) #define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP3R RTC_BKP3R_Msk /******************** Bits definition for RTC_BKP4R register ****************/ #define RTC_BKP4R_Pos (0U) #define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP4R RTC_BKP4R_Msk /******************** Bits definition for RTC_BKP5R register ****************/ #define RTC_BKP5R_Pos (0U) #define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP5R RTC_BKP5R_Msk /******************** Bits definition for RTC_BKP6R register ****************/ #define RTC_BKP6R_Pos (0U) #define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP6R RTC_BKP6R_Msk /******************** Bits definition for RTC_BKP7R register ****************/ #define RTC_BKP7R_Pos (0U) #define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP7R RTC_BKP7R_Msk /******************** Bits definition for RTC_BKP8R register ****************/ #define RTC_BKP8R_Pos (0U) #define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP8R RTC_BKP8R_Msk /******************** Bits definition for RTC_BKP9R register ****************/ #define RTC_BKP9R_Pos (0U) #define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP9R RTC_BKP9R_Msk /******************** Bits definition for RTC_BKP10R register ***************/ #define RTC_BKP10R_Pos (0U) #define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP10R RTC_BKP10R_Msk /******************** Bits definition for RTC_BKP11R register ***************/ #define RTC_BKP11R_Pos (0U) #define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP11R RTC_BKP11R_Msk /******************** Bits definition for RTC_BKP12R register ***************/ #define RTC_BKP12R_Pos (0U) #define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP12R RTC_BKP12R_Msk /******************** Bits definition for RTC_BKP13R register ***************/ #define RTC_BKP13R_Pos (0U) #define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP13R RTC_BKP13R_Msk /******************** Bits definition for RTC_BKP14R register ***************/ #define RTC_BKP14R_Pos (0U) #define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP14R RTC_BKP14R_Msk /******************** Bits definition for RTC_BKP15R register ***************/ #define RTC_BKP15R_Pos (0U) #define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP15R RTC_BKP15R_Msk /******************** Bits definition for RTC_BKP16R register ***************/ #define RTC_BKP16R_Pos (0U) #define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP16R RTC_BKP16R_Msk /******************** Bits definition for RTC_BKP17R register ***************/ #define RTC_BKP17R_Pos (0U) #define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP17R RTC_BKP17R_Msk /******************** Bits definition for RTC_BKP18R register ***************/ #define RTC_BKP18R_Pos (0U) #define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP18R RTC_BKP18R_Msk /******************** Bits definition for RTC_BKP19R register ***************/ #define RTC_BKP19R_Pos (0U) #define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos) /*!< 0xFFFFFFFF */ #define RTC_BKP19R RTC_BKP19R_Msk /******************** Number of backup registers ******************************/ #define RTC_BKP_NUMBER 0x000000014U /******************************************************************************/ /* */ /* Serial Audio Interface */ /* */ /******************************************************************************/ /******************** Bit definition for SAI_GCR register *******************/ #define SAI_GCR_SYNCIN_Pos (0U) #define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000003 */ #define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk /*!<SYNCIN[1:0] bits (Synchronization Inputs) */ #define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000001 */ #define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos) /*!< 0x00000002 */ #define SAI_GCR_SYNCOUT_Pos (4U) #define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000030 */ #define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk /*!<SYNCOUT[1:0] bits (Synchronization Outputs) */ #define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000010 */ #define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos) /*!< 0x00000020 */ /******************* Bit definition for SAI_xCR1 register *******************/ #define SAI_xCR1_MODE_Pos (0U) #define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos) /*!< 0x00000003 */ #define SAI_xCR1_MODE SAI_xCR1_MODE_Msk /*!<MODE[1:0] bits (Audio Block Mode) */ #define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos) /*!< 0x00000001 */ #define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos) /*!< 0x00000002 */ #define SAI_xCR1_PRTCFG_Pos (2U) #define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x0000000C */ #define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk /*!<PRTCFG[1:0] bits (Protocol Configuration) */ #define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000004 */ #define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos) /*!< 0x00000008 */ #define SAI_xCR1_DS_Pos (5U) #define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos) /*!< 0x000000E0 */ #define SAI_xCR1_DS SAI_xCR1_DS_Msk /*!<DS[1:0] bits (Data Size) */ #define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos) /*!< 0x00000020 */ #define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos) /*!< 0x00000040 */ #define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos) /*!< 0x00000080 */ #define SAI_xCR1_LSBFIRST_Pos (8U) #define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos) /*!< 0x00000100 */ #define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk /*!<LSB First Configuration */ #define SAI_xCR1_CKSTR_Pos (9U) #define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos) /*!< 0x00000200 */ #define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk /*!<ClocK STRobing edge */ #define SAI_xCR1_SYNCEN_Pos (10U) #define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000C00 */ #define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk /*!<SYNCEN[1:0](SYNChronization ENable) */ #define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000400 */ #define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos) /*!< 0x00000800 */ #define SAI_xCR1_MONO_Pos (12U) #define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos) /*!< 0x00001000 */ #define SAI_xCR1_MONO SAI_xCR1_MONO_Msk /*!<Mono mode */ #define SAI_xCR1_OUTDRIV_Pos (13U) #define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos) /*!< 0x00002000 */ #define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk /*!<Output Drive */ #define SAI_xCR1_SAIEN_Pos (16U) #define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos) /*!< 0x00010000 */ #define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk /*!<Audio Block enable */ #define SAI_xCR1_DMAEN_Pos (17U) #define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos) /*!< 0x00020000 */ #define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk /*!<DMA enable */ #define SAI_xCR1_NODIV_Pos (19U) #define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos) /*!< 0x00080000 */ #define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk /*!<No Divider Configuration */ #define SAI_xCR1_MCKDIV_Pos (20U) #define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos) /*!< 0x00F00000 */ #define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk /*!<MCKDIV[3:0] (Master ClocK Divider) */ #define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos) /*!< 0x00100000 */ #define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos) /*!< 0x00200000 */ #define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos) /*!< 0x00400000 */ #define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos) /*!< 0x00800000 */ /******************* Bit definition for SAI_xCR2 register *******************/ #define SAI_xCR2_FTH_Pos (0U) #define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos) /*!< 0x00000007 */ #define SAI_xCR2_FTH SAI_xCR2_FTH_Msk /*!<FTH[2:0](Fifo THreshold) */ #define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos) /*!< 0x00000001 */ #define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos) /*!< 0x00000002 */ #define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos) /*!< 0x00000004 */ #define SAI_xCR2_FFLUSH_Pos (3U) #define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos) /*!< 0x00000008 */ #define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk /*!<Fifo FLUSH */ #define SAI_xCR2_TRIS_Pos (4U) #define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos) /*!< 0x00000010 */ #define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk /*!<TRIState Management on data line */ #define SAI_xCR2_MUTE_Pos (5U) #define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos) /*!< 0x00000020 */ #define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk /*!<Mute mode */ #define SAI_xCR2_MUTEVAL_Pos (6U) #define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos) /*!< 0x00000040 */ #define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk /*!<Muate value */ #define SAI_xCR2_MUTECNT_Pos (7U) #define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001F80 */ #define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk /*!<MUTECNT[5:0] (MUTE counter) */ #define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000080 */ #define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000100 */ #define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000200 */ #define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000400 */ #define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00000800 */ #define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos) /*!< 0x00001000 */ #define SAI_xCR2_CPL_Pos (13U) #define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos) /*!< 0x00002000 */ #define SAI_xCR2_CPL SAI_xCR2_CPL_Msk /*!< Complement Bit */ #define SAI_xCR2_COMP_Pos (14U) #define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos) /*!< 0x0000C000 */ #define SAI_xCR2_COMP SAI_xCR2_COMP_Msk /*!<COMP[1:0] (Companding mode) */ #define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos) /*!< 0x00004000 */ #define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos) /*!< 0x00008000 */ /****************** Bit definition for SAI_xFRCR register *******************/ #define SAI_xFRCR_FRL_Pos (0U) #define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos) /*!< 0x000000FF */ #define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk /*!<FRL[7:0](Frame length) */ #define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000001 */ #define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000002 */ #define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000004 */ #define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000008 */ #define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000010 */ #define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000020 */ #define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000040 */ #define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos) /*!< 0x00000080 */ #define SAI_xFRCR_FSALL_Pos (8U) #define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos) /*!< 0x00007F00 */ #define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk /*!<FRL[6:0] (Frame synchronization active level length) */ #define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000100 */ #define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000200 */ #define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000400 */ #define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00000800 */ #define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00001000 */ #define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00002000 */ #define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos) /*!< 0x00004000 */ #define SAI_xFRCR_FSDEF_Pos (16U) #define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos) /*!< 0x00010000 */ #define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk /*!< Frame Synchronization Definition */ #define SAI_xFRCR_FSPOL_Pos (17U) #define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos) /*!< 0x00020000 */ #define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk /*!<Frame Synchronization POLarity */ #define SAI_xFRCR_FSOFF_Pos (18U) #define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos) /*!< 0x00040000 */ #define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk /*!<Frame Synchronization OFFset */ /* Legacy defines */ #define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL /****************** Bit definition for SAI_xSLOTR register *******************/ #define SAI_xSLOTR_FBOFF_Pos (0U) #define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x0000001F */ #define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk /*!<FRL[4:0](First Bit Offset) */ #define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000001 */ #define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000002 */ #define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000004 */ #define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000008 */ #define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos) /*!< 0x00000010 */ #define SAI_xSLOTR_SLOTSZ_Pos (6U) #define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x000000C0 */ #define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk /*!<SLOTSZ[1:0] (Slot size) */ #define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000040 */ #define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos) /*!< 0x00000080 */ #define SAI_xSLOTR_NBSLOT_Pos (8U) #define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000F00 */ #define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk /*!<NBSLOT[3:0] (Number of Slot in audio Frame) */ #define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000100 */ #define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000200 */ #define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000400 */ #define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos) /*!< 0x00000800 */ #define SAI_xSLOTR_SLOTEN_Pos (16U) #define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos) /*!< 0xFFFF0000 */ #define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk /*!<SLOTEN[15:0] (Slot Enable) */ /******************* Bit definition for SAI_xIMR register *******************/ #define SAI_xIMR_OVRUDRIE_Pos (0U) #define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos) /*!< 0x00000001 */ #define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk /*!<Overrun underrun interrupt enable */ #define SAI_xIMR_MUTEDETIE_Pos (1U) #define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos) /*!< 0x00000002 */ #define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk /*!<Mute detection interrupt enable */ #define SAI_xIMR_WCKCFGIE_Pos (2U) #define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos) /*!< 0x00000004 */ #define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk /*!<Wrong Clock Configuration interrupt enable */ #define SAI_xIMR_FREQIE_Pos (3U) #define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos) /*!< 0x00000008 */ #define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk /*!<FIFO request interrupt enable */ #define SAI_xIMR_CNRDYIE_Pos (4U) #define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos) /*!< 0x00000010 */ #define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk /*!<Codec not ready interrupt enable */ #define SAI_xIMR_AFSDETIE_Pos (5U) #define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos) /*!< 0x00000020 */ #define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk /*!<Anticipated frame synchronization detection interrupt enable */ #define SAI_xIMR_LFSDETIE_Pos (6U) #define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos) /*!< 0x00000040 */ #define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk /*!<Late frame synchronization detection interrupt enable */ /******************** Bit definition for SAI_xSR register *******************/ #define SAI_xSR_OVRUDR_Pos (0U) #define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos) /*!< 0x00000001 */ #define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk /*!<Overrun underrun */ #define SAI_xSR_MUTEDET_Pos (1U) #define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos) /*!< 0x00000002 */ #define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk /*!<Mute detection */ #define SAI_xSR_WCKCFG_Pos (2U) #define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos) /*!< 0x00000004 */ #define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk /*!<Wrong Clock Configuration */ #define SAI_xSR_FREQ_Pos (3U) #define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos) /*!< 0x00000008 */ #define SAI_xSR_FREQ SAI_xSR_FREQ_Msk /*!<FIFO request */ #define SAI_xSR_CNRDY_Pos (4U) #define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos) /*!< 0x00000010 */ #define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk /*!<Codec not ready */ #define SAI_xSR_AFSDET_Pos (5U) #define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos) /*!< 0x00000020 */ #define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk /*!<Anticipated frame synchronization detection */ #define SAI_xSR_LFSDET_Pos (6U) #define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos) /*!< 0x00000040 */ #define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk /*!<Late frame synchronization detection */ #define SAI_xSR_FLVL_Pos (16U) #define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos) /*!< 0x00070000 */ #define SAI_xSR_FLVL SAI_xSR_FLVL_Msk /*!<FLVL[2:0] (FIFO Level Threshold) */ #define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos) /*!< 0x00010000 */ #define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos) /*!< 0x00020000 */ #define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos) /*!< 0x00040000 */ /****************** Bit definition for SAI_xCLRFR register ******************/ #define SAI_xCLRFR_COVRUDR_Pos (0U) #define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos) /*!< 0x00000001 */ #define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk /*!<Clear Overrun underrun */ #define SAI_xCLRFR_CMUTEDET_Pos (1U) #define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos) /*!< 0x00000002 */ #define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk /*!<Clear Mute detection */ #define SAI_xCLRFR_CWCKCFG_Pos (2U) #define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos) /*!< 0x00000004 */ #define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk /*!<Clear Wrong Clock Configuration */ #define SAI_xCLRFR_CFREQ_Pos (3U) #define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos) /*!< 0x00000008 */ #define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk /*!<Clear FIFO request */ #define SAI_xCLRFR_CCNRDY_Pos (4U) #define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos) /*!< 0x00000010 */ #define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk /*!<Clear Codec not ready */ #define SAI_xCLRFR_CAFSDET_Pos (5U) #define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos) /*!< 0x00000020 */ #define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk /*!<Clear Anticipated frame synchronization detection */ #define SAI_xCLRFR_CLFSDET_Pos (6U) #define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos) /*!< 0x00000040 */ #define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk /*!<Clear Late frame synchronization detection */ /****************** Bit definition for SAI_xDR register ******************/ #define SAI_xDR_DATA_Pos (0U) #define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos) /*!< 0xFFFFFFFF */ #define SAI_xDR_DATA SAI_xDR_DATA_Msk /******************************************************************************/ /* */ /* SPDIF-RX Interface */ /* */ /******************************************************************************/ /******************** Bit definition for SPDIFRX_CR register *******************/ #define SPDIFRX_CR_SPDIFEN_Pos (0U) #define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos) /*!< 0x00000003 */ #define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk /*!<Peripheral Block Enable */ #define SPDIFRX_CR_RXDMAEN_Pos (2U) #define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos) /*!< 0x00000004 */ #define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk /*!<Receiver DMA Enable for data flow */ #define SPDIFRX_CR_RXSTEO_Pos (3U) #define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos) /*!< 0x00000008 */ #define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk /*!<Stereo Mode */ #define SPDIFRX_CR_DRFMT_Pos (4U) #define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos) /*!< 0x00000030 */ #define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk /*!<RX Data format */ #define SPDIFRX_CR_PMSK_Pos (6U) #define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos) /*!< 0x00000040 */ #define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk /*!<Mask Parity error bit */ #define SPDIFRX_CR_VMSK_Pos (7U) #define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos) /*!< 0x00000080 */ #define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk /*!<Mask of Validity bit */ #define SPDIFRX_CR_CUMSK_Pos (8U) #define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos) /*!< 0x00000100 */ #define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk /*!<Mask of channel status and user bits */ #define SPDIFRX_CR_PTMSK_Pos (9U) #define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos) /*!< 0x00000200 */ #define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk /*!<Mask of Preamble Type bits */ #define SPDIFRX_CR_CBDMAEN_Pos (10U) #define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos) /*!< 0x00000400 */ #define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk /*!<Control Buffer DMA ENable for control flow */ #define SPDIFRX_CR_CHSEL_Pos (11U) #define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos) /*!< 0x00000800 */ #define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk /*!<Channel Selection */ #define SPDIFRX_CR_NBTR_Pos (12U) #define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos) /*!< 0x00003000 */ #define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk /*!<Maximum allowed re-tries during synchronization phase */ #define SPDIFRX_CR_WFA_Pos (14U) #define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos) /*!< 0x00004000 */ #define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk /*!<Wait For Activity */ #define SPDIFRX_CR_INSEL_Pos (16U) #define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos) /*!< 0x00070000 */ #define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk /*!<SPDIFRX input selection */ /******************* Bit definition for SPDIFRX_IMR register *******************/ #define SPDIFRX_IMR_RXNEIE_Pos (0U) #define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos) /*!< 0x00000001 */ #define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk /*!<RXNE interrupt enable */ #define SPDIFRX_IMR_CSRNEIE_Pos (1U) #define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos) /*!< 0x00000002 */ #define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk /*!<Control Buffer Ready Interrupt Enable */ #define SPDIFRX_IMR_PERRIE_Pos (2U) #define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos) /*!< 0x00000004 */ #define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk /*!<Parity error interrupt enable */ #define SPDIFRX_IMR_OVRIE_Pos (3U) #define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos) /*!< 0x00000008 */ #define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk /*!<Overrun error Interrupt Enable */ #define SPDIFRX_IMR_SBLKIE_Pos (4U) #define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos) /*!< 0x00000010 */ #define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk /*!<Synchronization Block Detected Interrupt Enable */ #define SPDIFRX_IMR_SYNCDIE_Pos (5U) #define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos) /*!< 0x00000020 */ #define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk /*!<Synchronization Done */ #define SPDIFRX_IMR_IFEIE_Pos (6U) #define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos) /*!< 0x00000040 */ #define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk /*!<Serial Interface Error Interrupt Enable */ /******************* Bit definition for SPDIFRX_SR register *******************/ #define SPDIFRX_SR_RXNE_Pos (0U) #define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos) /*!< 0x00000001 */ #define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk /*!<Read data register not empty */ #define SPDIFRX_SR_CSRNE_Pos (1U) #define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos) /*!< 0x00000002 */ #define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk /*!<The Control Buffer register is not empty */ #define SPDIFRX_SR_PERR_Pos (2U) #define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos) /*!< 0x00000004 */ #define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk /*!<Parity error */ #define SPDIFRX_SR_OVR_Pos (3U) #define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos) /*!< 0x00000008 */ #define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk /*!<Overrun error */ #define SPDIFRX_SR_SBD_Pos (4U) #define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos) /*!< 0x00000010 */ #define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk /*!<Synchronization Block Detected */ #define SPDIFRX_SR_SYNCD_Pos (5U) #define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos) /*!< 0x00000020 */ #define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk /*!<Synchronization Done */ #define SPDIFRX_SR_FERR_Pos (6U) #define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos) /*!< 0x00000040 */ #define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk /*!<Framing error */ #define SPDIFRX_SR_SERR_Pos (7U) #define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos) /*!< 0x00000080 */ #define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk /*!<Synchronization error */ #define SPDIFRX_SR_TERR_Pos (8U) #define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos) /*!< 0x00000100 */ #define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk /*!<Time-out error */ #define SPDIFRX_SR_WIDTH5_Pos (16U) #define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos) /*!< 0x7FFF0000 */ #define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk /*!<Duration of 5 symbols counted with SPDIFRX_clk */ /******************* Bit definition for SPDIFRX_IFCR register *******************/ #define SPDIFRX_IFCR_PERRCF_Pos (2U) #define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos) /*!< 0x00000004 */ #define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk /*!<Clears the Parity error flag */ #define SPDIFRX_IFCR_OVRCF_Pos (3U) #define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos) /*!< 0x00000008 */ #define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk /*!<Clears the Overrun error flag */ #define SPDIFRX_IFCR_SBDCF_Pos (4U) #define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos) /*!< 0x00000010 */ #define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk /*!<Clears the Synchronization Block Detected flag */ #define SPDIFRX_IFCR_SYNCDCF_Pos (5U) #define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos) /*!< 0x00000020 */ #define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk /*!<Clears the Synchronization Done flag */ /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b00 case) *******************/ #define SPDIFRX_DR0_DR_Pos (0U) #define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos) /*!< 0x00FFFFFF */ #define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk /*!<Data value */ #define SPDIFRX_DR0_PE_Pos (24U) #define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos) /*!< 0x01000000 */ #define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk /*!<Parity Error bit */ #define SPDIFRX_DR0_V_Pos (25U) #define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos) /*!< 0x02000000 */ #define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk /*!<Validity bit */ #define SPDIFRX_DR0_U_Pos (26U) #define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos) /*!< 0x04000000 */ #define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk /*!<User bit */ #define SPDIFRX_DR0_C_Pos (27U) #define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos) /*!< 0x08000000 */ #define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk /*!<Channel Status bit */ #define SPDIFRX_DR0_PT_Pos (28U) #define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos) /*!< 0x30000000 */ #define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk /*!<Preamble Type */ /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b01 case) *******************/ #define SPDIFRX_DR1_DR_Pos (8U) #define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos) /*!< 0xFFFFFF00 */ #define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk /*!<Data value */ #define SPDIFRX_DR1_PT_Pos (4U) #define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos) /*!< 0x00000030 */ #define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk /*!<Preamble Type */ #define SPDIFRX_DR1_C_Pos (3U) #define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos) /*!< 0x00000008 */ #define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk /*!<Channel Status bit */ #define SPDIFRX_DR1_U_Pos (2U) #define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos) /*!< 0x00000004 */ #define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk /*!<User bit */ #define SPDIFRX_DR1_V_Pos (1U) #define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos) /*!< 0x00000002 */ #define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk /*!<Validity bit */ #define SPDIFRX_DR1_PE_Pos (0U) #define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos) /*!< 0x00000001 */ #define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk /*!<Parity Error bit */ /******************* Bit definition for SPDIFRX_DR register (DRFMT = 0b10 case) *******************/ #define SPDIFRX_DR1_DRNL1_Pos (16U) #define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos) /*!< 0xFFFF0000 */ #define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk /*!<Data value Channel B */ #define SPDIFRX_DR1_DRNL2_Pos (0U) #define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos) /*!< 0x0000FFFF */ #define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk /*!<Data value Channel A */ /******************* Bit definition for SPDIFRX_CSR register *******************/ #define SPDIFRX_CSR_USR_Pos (0U) #define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos) /*!< 0x0000FFFF */ #define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk /*!<User data information */ #define SPDIFRX_CSR_CS_Pos (16U) #define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos) /*!< 0x00FF0000 */ #define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk /*!<Channel A status information */ #define SPDIFRX_CSR_SOB_Pos (24U) #define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos) /*!< 0x01000000 */ #define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk /*!<Start Of Block */ /******************* Bit definition for SPDIFRX_DIR register *******************/ #define SPDIFRX_DIR_THI_Pos (0U) #define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos) /*!< 0x000013FF */ #define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk /*!<Threshold LOW */ #define SPDIFRX_DIR_TLO_Pos (16U) #define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos) /*!< 0x1FFF0000 */ #define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk /*!<Threshold HIGH */ /******************************************************************************/ /* */ /* SD host Interface */ /* */ /******************************************************************************/ /****************** Bit definition for SDIO_POWER register ******************/ #define SDIO_POWER_PWRCTRL_Pos (0U) #define SDIO_POWER_PWRCTRL_Msk (0x3UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x00000003 */ #define SDIO_POWER_PWRCTRL SDIO_POWER_PWRCTRL_Msk /*!<PWRCTRL[1:0] bits (Power supply control bits) */ #define SDIO_POWER_PWRCTRL_0 (0x1UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x01 */ #define SDIO_POWER_PWRCTRL_1 (0x2UL << SDIO_POWER_PWRCTRL_Pos) /*!< 0x02 */ /****************** Bit definition for SDIO_CLKCR register ******************/ #define SDIO_CLKCR_CLKDIV_Pos (0U) #define SDIO_CLKCR_CLKDIV_Msk (0xFFUL << SDIO_CLKCR_CLKDIV_Pos) /*!< 0x000000FF */ #define SDIO_CLKCR_CLKDIV SDIO_CLKCR_CLKDIV_Msk /*!<Clock divide factor */ #define SDIO_CLKCR_CLKEN_Pos (8U) #define SDIO_CLKCR_CLKEN_Msk (0x1UL << SDIO_CLKCR_CLKEN_Pos) /*!< 0x00000100 */ #define SDIO_CLKCR_CLKEN SDIO_CLKCR_CLKEN_Msk /*!<Clock enable bit */ #define SDIO_CLKCR_PWRSAV_Pos (9U) #define SDIO_CLKCR_PWRSAV_Msk (0x1UL << SDIO_CLKCR_PWRSAV_Pos) /*!< 0x00000200 */ #define SDIO_CLKCR_PWRSAV SDIO_CLKCR_PWRSAV_Msk /*!<Power saving configuration bit */ #define SDIO_CLKCR_BYPASS_Pos (10U) #define SDIO_CLKCR_BYPASS_Msk (0x1UL << SDIO_CLKCR_BYPASS_Pos) /*!< 0x00000400 */ #define SDIO_CLKCR_BYPASS SDIO_CLKCR_BYPASS_Msk /*!<Clock divider bypass enable bit */ #define SDIO_CLKCR_WIDBUS_Pos (11U) #define SDIO_CLKCR_WIDBUS_Msk (0x3UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x00001800 */ #define SDIO_CLKCR_WIDBUS SDIO_CLKCR_WIDBUS_Msk /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */ #define SDIO_CLKCR_WIDBUS_0 (0x1UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x0800 */ #define SDIO_CLKCR_WIDBUS_1 (0x2UL << SDIO_CLKCR_WIDBUS_Pos) /*!< 0x1000 */ #define SDIO_CLKCR_NEGEDGE_Pos (13U) #define SDIO_CLKCR_NEGEDGE_Msk (0x1UL << SDIO_CLKCR_NEGEDGE_Pos) /*!< 0x00002000 */ #define SDIO_CLKCR_NEGEDGE SDIO_CLKCR_NEGEDGE_Msk /*!<SDIO_CK dephasing selection bit */ #define SDIO_CLKCR_HWFC_EN_Pos (14U) #define SDIO_CLKCR_HWFC_EN_Msk (0x1UL << SDIO_CLKCR_HWFC_EN_Pos) /*!< 0x00004000 */ #define SDIO_CLKCR_HWFC_EN SDIO_CLKCR_HWFC_EN_Msk /*!<HW Flow Control enable */ /******************* Bit definition for SDIO_ARG register *******************/ #define SDIO_ARG_CMDARG_Pos (0U) #define SDIO_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos) /*!< 0xFFFFFFFF */ #define SDIO_ARG_CMDARG SDIO_ARG_CMDARG_Msk /*!<Command argument */ /******************* Bit definition for SDIO_CMD register *******************/ #define SDIO_CMD_CMDINDEX_Pos (0U) #define SDIO_CMD_CMDINDEX_Msk (0x3FUL << SDIO_CMD_CMDINDEX_Pos) /*!< 0x0000003F */ #define SDIO_CMD_CMDINDEX SDIO_CMD_CMDINDEX_Msk /*!<Command Index */ #define SDIO_CMD_WAITRESP_Pos (6U) #define SDIO_CMD_WAITRESP_Msk (0x3UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x000000C0 */ #define SDIO_CMD_WAITRESP SDIO_CMD_WAITRESP_Msk /*!<WAITRESP[1:0] bits (Wait for response bits) */ #define SDIO_CMD_WAITRESP_0 (0x1UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0040 */ #define SDIO_CMD_WAITRESP_1 (0x2UL << SDIO_CMD_WAITRESP_Pos) /*!< 0x0080 */ #define SDIO_CMD_WAITINT_Pos (8U) #define SDIO_CMD_WAITINT_Msk (0x1UL << SDIO_CMD_WAITINT_Pos) /*!< 0x00000100 */ #define SDIO_CMD_WAITINT SDIO_CMD_WAITINT_Msk /*!<CPSM Waits for Interrupt Request */ #define SDIO_CMD_WAITPEND_Pos (9U) #define SDIO_CMD_WAITPEND_Msk (0x1UL << SDIO_CMD_WAITPEND_Pos) /*!< 0x00000200 */ #define SDIO_CMD_WAITPEND SDIO_CMD_WAITPEND_Msk /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */ #define SDIO_CMD_CPSMEN_Pos (10U) #define SDIO_CMD_CPSMEN_Msk (0x1UL << SDIO_CMD_CPSMEN_Pos) /*!< 0x00000400 */ #define SDIO_CMD_CPSMEN SDIO_CMD_CPSMEN_Msk /*!<Command path state machine (CPSM) Enable bit */ #define SDIO_CMD_SDIOSUSPEND_Pos (11U) #define SDIO_CMD_SDIOSUSPEND_Msk (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos) /*!< 0x00000800 */ #define SDIO_CMD_SDIOSUSPEND SDIO_CMD_SDIOSUSPEND_Msk /*!<SD I/O suspend command */ /***************** Bit definition for SDIO_RESPCMD register *****************/ #define SDIO_RESPCMD_RESPCMD_Pos (0U) #define SDIO_RESPCMD_RESPCMD_Msk (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos) /*!< 0x0000003F */ #define SDIO_RESPCMD_RESPCMD SDIO_RESPCMD_RESPCMD_Msk /*!<Response command index */ /****************** Bit definition for SDIO_RESP0 register ******************/ #define SDIO_RESP0_CARDSTATUS0_Pos (0U) #define SDIO_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */ #define SDIO_RESP0_CARDSTATUS0 SDIO_RESP0_CARDSTATUS0_Msk /*!<Card Status */ /****************** Bit definition for SDIO_RESP1 register ******************/ #define SDIO_RESP1_CARDSTATUS1_Pos (0U) #define SDIO_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */ #define SDIO_RESP1_CARDSTATUS1 SDIO_RESP1_CARDSTATUS1_Msk /*!<Card Status */ /****************** Bit definition for SDIO_RESP2 register ******************/ #define SDIO_RESP2_CARDSTATUS2_Pos (0U) #define SDIO_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */ #define SDIO_RESP2_CARDSTATUS2 SDIO_RESP2_CARDSTATUS2_Msk /*!<Card Status */ /****************** Bit definition for SDIO_RESP3 register ******************/ #define SDIO_RESP3_CARDSTATUS3_Pos (0U) #define SDIO_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */ #define SDIO_RESP3_CARDSTATUS3 SDIO_RESP3_CARDSTATUS3_Msk /*!<Card Status */ /****************** Bit definition for SDIO_RESP4 register ******************/ #define SDIO_RESP4_CARDSTATUS4_Pos (0U) #define SDIO_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */ #define SDIO_RESP4_CARDSTATUS4 SDIO_RESP4_CARDSTATUS4_Msk /*!<Card Status */ /****************** Bit definition for SDIO_DTIMER register *****************/ #define SDIO_DTIMER_DATATIME_Pos (0U) #define SDIO_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */ #define SDIO_DTIMER_DATATIME SDIO_DTIMER_DATATIME_Msk /*!<Data timeout period. */ /****************** Bit definition for SDIO_DLEN register *******************/ #define SDIO_DLEN_DATALENGTH_Pos (0U) #define SDIO_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */ #define SDIO_DLEN_DATALENGTH SDIO_DLEN_DATALENGTH_Msk /*!<Data length value */ /****************** Bit definition for SDIO_DCTRL register ******************/ #define SDIO_DCTRL_DTEN_Pos (0U) #define SDIO_DCTRL_DTEN_Msk (0x1UL << SDIO_DCTRL_DTEN_Pos) /*!< 0x00000001 */ #define SDIO_DCTRL_DTEN SDIO_DCTRL_DTEN_Msk /*!<Data transfer enabled bit */ #define SDIO_DCTRL_DTDIR_Pos (1U) #define SDIO_DCTRL_DTDIR_Msk (0x1UL << SDIO_DCTRL_DTDIR_Pos) /*!< 0x00000002 */ #define SDIO_DCTRL_DTDIR SDIO_DCTRL_DTDIR_Msk /*!<Data transfer direction selection */ #define SDIO_DCTRL_DTMODE_Pos (2U) #define SDIO_DCTRL_DTMODE_Msk (0x1UL << SDIO_DCTRL_DTMODE_Pos) /*!< 0x00000004 */ #define SDIO_DCTRL_DTMODE SDIO_DCTRL_DTMODE_Msk /*!<Data transfer mode selection */ #define SDIO_DCTRL_DMAEN_Pos (3U) #define SDIO_DCTRL_DMAEN_Msk (0x1UL << SDIO_DCTRL_DMAEN_Pos) /*!< 0x00000008 */ #define SDIO_DCTRL_DMAEN SDIO_DCTRL_DMAEN_Msk /*!<DMA enabled bit */ #define SDIO_DCTRL_DBLOCKSIZE_Pos (4U) #define SDIO_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x000000F0 */ #define SDIO_DCTRL_DBLOCKSIZE SDIO_DCTRL_DBLOCKSIZE_Msk /*!<DBLOCKSIZE[3:0] bits (Data block size) */ #define SDIO_DCTRL_DBLOCKSIZE_0 (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0010 */ #define SDIO_DCTRL_DBLOCKSIZE_1 (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0020 */ #define SDIO_DCTRL_DBLOCKSIZE_2 (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0040 */ #define SDIO_DCTRL_DBLOCKSIZE_3 (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos) /*!< 0x0080 */ #define SDIO_DCTRL_RWSTART_Pos (8U) #define SDIO_DCTRL_RWSTART_Msk (0x1UL << SDIO_DCTRL_RWSTART_Pos) /*!< 0x00000100 */ #define SDIO_DCTRL_RWSTART SDIO_DCTRL_RWSTART_Msk /*!<Read wait start */ #define SDIO_DCTRL_RWSTOP_Pos (9U) #define SDIO_DCTRL_RWSTOP_Msk (0x1UL << SDIO_DCTRL_RWSTOP_Pos) /*!< 0x00000200 */ #define SDIO_DCTRL_RWSTOP SDIO_DCTRL_RWSTOP_Msk /*!<Read wait stop */ #define SDIO_DCTRL_RWMOD_Pos (10U) #define SDIO_DCTRL_RWMOD_Msk (0x1UL << SDIO_DCTRL_RWMOD_Pos) /*!< 0x00000400 */ #define SDIO_DCTRL_RWMOD SDIO_DCTRL_RWMOD_Msk /*!<Read wait mode */ #define SDIO_DCTRL_SDIOEN_Pos (11U) #define SDIO_DCTRL_SDIOEN_Msk (0x1UL << SDIO_DCTRL_SDIOEN_Pos) /*!< 0x00000800 */ #define SDIO_DCTRL_SDIOEN SDIO_DCTRL_SDIOEN_Msk /*!<SD I/O enable functions */ /****************** Bit definition for SDIO_DCOUNT register *****************/ #define SDIO_DCOUNT_DATACOUNT_Pos (0U) #define SDIO_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */ #define SDIO_DCOUNT_DATACOUNT SDIO_DCOUNT_DATACOUNT_Msk /*!<Data count value */ /****************** Bit definition for SDIO_STA register ********************/ #define SDIO_STA_CCRCFAIL_Pos (0U) #define SDIO_STA_CCRCFAIL_Msk (0x1UL << SDIO_STA_CCRCFAIL_Pos) /*!< 0x00000001 */ #define SDIO_STA_CCRCFAIL SDIO_STA_CCRCFAIL_Msk /*!<Command response received (CRC check failed) */ #define SDIO_STA_DCRCFAIL_Pos (1U) #define SDIO_STA_DCRCFAIL_Msk (0x1UL << SDIO_STA_DCRCFAIL_Pos) /*!< 0x00000002 */ #define SDIO_STA_DCRCFAIL SDIO_STA_DCRCFAIL_Msk /*!<Data block sent/received (CRC check failed) */ #define SDIO_STA_CTIMEOUT_Pos (2U) #define SDIO_STA_CTIMEOUT_Msk (0x1UL << SDIO_STA_CTIMEOUT_Pos) /*!< 0x00000004 */ #define SDIO_STA_CTIMEOUT SDIO_STA_CTIMEOUT_Msk /*!<Command response timeout */ #define SDIO_STA_DTIMEOUT_Pos (3U) #define SDIO_STA_DTIMEOUT_Msk (0x1UL << SDIO_STA_DTIMEOUT_Pos) /*!< 0x00000008 */ #define SDIO_STA_DTIMEOUT SDIO_STA_DTIMEOUT_Msk /*!<Data timeout */ #define SDIO_STA_TXUNDERR_Pos (4U) #define SDIO_STA_TXUNDERR_Msk (0x1UL << SDIO_STA_TXUNDERR_Pos) /*!< 0x00000010 */ #define SDIO_STA_TXUNDERR SDIO_STA_TXUNDERR_Msk /*!<Transmit FIFO underrun error */ #define SDIO_STA_RXOVERR_Pos (5U) #define SDIO_STA_RXOVERR_Msk (0x1UL << SDIO_STA_RXOVERR_Pos) /*!< 0x00000020 */ #define SDIO_STA_RXOVERR SDIO_STA_RXOVERR_Msk /*!<Received FIFO overrun error */ #define SDIO_STA_CMDREND_Pos (6U) #define SDIO_STA_CMDREND_Msk (0x1UL << SDIO_STA_CMDREND_Pos) /*!< 0x00000040 */ #define SDIO_STA_CMDREND SDIO_STA_CMDREND_Msk /*!<Command response received (CRC check passed) */ #define SDIO_STA_CMDSENT_Pos (7U) #define SDIO_STA_CMDSENT_Msk (0x1UL << SDIO_STA_CMDSENT_Pos) /*!< 0x00000080 */ #define SDIO_STA_CMDSENT SDIO_STA_CMDSENT_Msk /*!<Command sent (no response required) */ #define SDIO_STA_DATAEND_Pos (8U) #define SDIO_STA_DATAEND_Msk (0x1UL << SDIO_STA_DATAEND_Pos) /*!< 0x00000100 */ #define SDIO_STA_DATAEND SDIO_STA_DATAEND_Msk /*!<Data end (data counter, SDIDCOUNT, is zero) */ #define SDIO_STA_DBCKEND_Pos (10U) #define SDIO_STA_DBCKEND_Msk (0x1UL << SDIO_STA_DBCKEND_Pos) /*!< 0x00000400 */ #define SDIO_STA_DBCKEND SDIO_STA_DBCKEND_Msk /*!<Data block sent/received (CRC check passed) */ #define SDIO_STA_CMDACT_Pos (11U) #define SDIO_STA_CMDACT_Msk (0x1UL << SDIO_STA_CMDACT_Pos) /*!< 0x00000800 */ #define SDIO_STA_CMDACT SDIO_STA_CMDACT_Msk /*!<Command transfer in progress */ #define SDIO_STA_TXACT_Pos (12U) #define SDIO_STA_TXACT_Msk (0x1UL << SDIO_STA_TXACT_Pos) /*!< 0x00001000 */ #define SDIO_STA_TXACT SDIO_STA_TXACT_Msk /*!<Data transmit in progress */ #define SDIO_STA_RXACT_Pos (13U) #define SDIO_STA_RXACT_Msk (0x1UL << SDIO_STA_RXACT_Pos) /*!< 0x00002000 */ #define SDIO_STA_RXACT SDIO_STA_RXACT_Msk /*!<Data receive in progress */ #define SDIO_STA_TXFIFOHE_Pos (14U) #define SDIO_STA_TXFIFOHE_Msk (0x1UL << SDIO_STA_TXFIFOHE_Pos) /*!< 0x00004000 */ #define SDIO_STA_TXFIFOHE SDIO_STA_TXFIFOHE_Msk /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */ #define SDIO_STA_RXFIFOHF_Pos (15U) #define SDIO_STA_RXFIFOHF_Msk (0x1UL << SDIO_STA_RXFIFOHF_Pos) /*!< 0x00008000 */ #define SDIO_STA_RXFIFOHF SDIO_STA_RXFIFOHF_Msk /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */ #define SDIO_STA_TXFIFOF_Pos (16U) #define SDIO_STA_TXFIFOF_Msk (0x1UL << SDIO_STA_TXFIFOF_Pos) /*!< 0x00010000 */ #define SDIO_STA_TXFIFOF SDIO_STA_TXFIFOF_Msk /*!<Transmit FIFO full */ #define SDIO_STA_RXFIFOF_Pos (17U) #define SDIO_STA_RXFIFOF_Msk (0x1UL << SDIO_STA_RXFIFOF_Pos) /*!< 0x00020000 */ #define SDIO_STA_RXFIFOF SDIO_STA_RXFIFOF_Msk /*!<Receive FIFO full */ #define SDIO_STA_TXFIFOE_Pos (18U) #define SDIO_STA_TXFIFOE_Msk (0x1UL << SDIO_STA_TXFIFOE_Pos) /*!< 0x00040000 */ #define SDIO_STA_TXFIFOE SDIO_STA_TXFIFOE_Msk /*!<Transmit FIFO empty */ #define SDIO_STA_RXFIFOE_Pos (19U) #define SDIO_STA_RXFIFOE_Msk (0x1UL << SDIO_STA_RXFIFOE_Pos) /*!< 0x00080000 */ #define SDIO_STA_RXFIFOE SDIO_STA_RXFIFOE_Msk /*!<Receive FIFO empty */ #define SDIO_STA_TXDAVL_Pos (20U) #define SDIO_STA_TXDAVL_Msk (0x1UL << SDIO_STA_TXDAVL_Pos) /*!< 0x00100000 */ #define SDIO_STA_TXDAVL SDIO_STA_TXDAVL_Msk /*!<Data available in transmit FIFO */ #define SDIO_STA_RXDAVL_Pos (21U) #define SDIO_STA_RXDAVL_Msk (0x1UL << SDIO_STA_RXDAVL_Pos) /*!< 0x00200000 */ #define SDIO_STA_RXDAVL SDIO_STA_RXDAVL_Msk /*!<Data available in receive FIFO */ #define SDIO_STA_SDIOIT_Pos (22U) #define SDIO_STA_SDIOIT_Msk (0x1UL << SDIO_STA_SDIOIT_Pos) /*!< 0x00400000 */ #define SDIO_STA_SDIOIT SDIO_STA_SDIOIT_Msk /*!<SDIO interrupt received */ /******************* Bit definition for SDIO_ICR register *******************/ #define SDIO_ICR_CCRCFAILC_Pos (0U) #define SDIO_ICR_CCRCFAILC_Msk (0x1UL << SDIO_ICR_CCRCFAILC_Pos) /*!< 0x00000001 */ #define SDIO_ICR_CCRCFAILC SDIO_ICR_CCRCFAILC_Msk /*!<CCRCFAIL flag clear bit */ #define SDIO_ICR_DCRCFAILC_Pos (1U) #define SDIO_ICR_DCRCFAILC_Msk (0x1UL << SDIO_ICR_DCRCFAILC_Pos) /*!< 0x00000002 */ #define SDIO_ICR_DCRCFAILC SDIO_ICR_DCRCFAILC_Msk /*!<DCRCFAIL flag clear bit */ #define SDIO_ICR_CTIMEOUTC_Pos (2U) #define SDIO_ICR_CTIMEOUTC_Msk (0x1UL << SDIO_ICR_CTIMEOUTC_Pos) /*!< 0x00000004 */ #define SDIO_ICR_CTIMEOUTC SDIO_ICR_CTIMEOUTC_Msk /*!<CTIMEOUT flag clear bit */ #define SDIO_ICR_DTIMEOUTC_Pos (3U) #define SDIO_ICR_DTIMEOUTC_Msk (0x1UL << SDIO_ICR_DTIMEOUTC_Pos) /*!< 0x00000008 */ #define SDIO_ICR_DTIMEOUTC SDIO_ICR_DTIMEOUTC_Msk /*!<DTIMEOUT flag clear bit */ #define SDIO_ICR_TXUNDERRC_Pos (4U) #define SDIO_ICR_TXUNDERRC_Msk (0x1UL << SDIO_ICR_TXUNDERRC_Pos) /*!< 0x00000010 */ #define SDIO_ICR_TXUNDERRC SDIO_ICR_TXUNDERRC_Msk /*!<TXUNDERR flag clear bit */ #define SDIO_ICR_RXOVERRC_Pos (5U) #define SDIO_ICR_RXOVERRC_Msk (0x1UL << SDIO_ICR_RXOVERRC_Pos) /*!< 0x00000020 */ #define SDIO_ICR_RXOVERRC SDIO_ICR_RXOVERRC_Msk /*!<RXOVERR flag clear bit */ #define SDIO_ICR_CMDRENDC_Pos (6U) #define SDIO_ICR_CMDRENDC_Msk (0x1UL << SDIO_ICR_CMDRENDC_Pos) /*!< 0x00000040 */ #define SDIO_ICR_CMDRENDC SDIO_ICR_CMDRENDC_Msk /*!<CMDREND flag clear bit */ #define SDIO_ICR_CMDSENTC_Pos (7U) #define SDIO_ICR_CMDSENTC_Msk (0x1UL << SDIO_ICR_CMDSENTC_Pos) /*!< 0x00000080 */ #define SDIO_ICR_CMDSENTC SDIO_ICR_CMDSENTC_Msk /*!<CMDSENT flag clear bit */ #define SDIO_ICR_DATAENDC_Pos (8U) #define SDIO_ICR_DATAENDC_Msk (0x1UL << SDIO_ICR_DATAENDC_Pos) /*!< 0x00000100 */ #define SDIO_ICR_DATAENDC SDIO_ICR_DATAENDC_Msk /*!<DATAEND flag clear bit */ #define SDIO_ICR_DBCKENDC_Pos (10U) #define SDIO_ICR_DBCKENDC_Msk (0x1UL << SDIO_ICR_DBCKENDC_Pos) /*!< 0x00000400 */ #define SDIO_ICR_DBCKENDC SDIO_ICR_DBCKENDC_Msk /*!<DBCKEND flag clear bit */ #define SDIO_ICR_SDIOITC_Pos (22U) #define SDIO_ICR_SDIOITC_Msk (0x1UL << SDIO_ICR_SDIOITC_Pos) /*!< 0x00400000 */ #define SDIO_ICR_SDIOITC SDIO_ICR_SDIOITC_Msk /*!<SDIOIT flag clear bit */ /****************** Bit definition for SDIO_MASK register *******************/ #define SDIO_MASK_CCRCFAILIE_Pos (0U) #define SDIO_MASK_CCRCFAILIE_Msk (0x1UL << SDIO_MASK_CCRCFAILIE_Pos) /*!< 0x00000001 */ #define SDIO_MASK_CCRCFAILIE SDIO_MASK_CCRCFAILIE_Msk /*!<Command CRC Fail Interrupt Enable */ #define SDIO_MASK_DCRCFAILIE_Pos (1U) #define SDIO_MASK_DCRCFAILIE_Msk (0x1UL << SDIO_MASK_DCRCFAILIE_Pos) /*!< 0x00000002 */ #define SDIO_MASK_DCRCFAILIE SDIO_MASK_DCRCFAILIE_Msk /*!<Data CRC Fail Interrupt Enable */ #define SDIO_MASK_CTIMEOUTIE_Pos (2U) #define SDIO_MASK_CTIMEOUTIE_Msk (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos) /*!< 0x00000004 */ #define SDIO_MASK_CTIMEOUTIE SDIO_MASK_CTIMEOUTIE_Msk /*!<Command TimeOut Interrupt Enable */ #define SDIO_MASK_DTIMEOUTIE_Pos (3U) #define SDIO_MASK_DTIMEOUTIE_Msk (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos) /*!< 0x00000008 */ #define SDIO_MASK_DTIMEOUTIE SDIO_MASK_DTIMEOUTIE_Msk /*!<Data TimeOut Interrupt Enable */ #define SDIO_MASK_TXUNDERRIE_Pos (4U) #define SDIO_MASK_TXUNDERRIE_Msk (0x1UL << SDIO_MASK_TXUNDERRIE_Pos) /*!< 0x00000010 */ #define SDIO_MASK_TXUNDERRIE SDIO_MASK_TXUNDERRIE_Msk /*!<Tx FIFO UnderRun Error Interrupt Enable */ #define SDIO_MASK_RXOVERRIE_Pos (5U) #define SDIO_MASK_RXOVERRIE_Msk (0x1UL << SDIO_MASK_RXOVERRIE_Pos) /*!< 0x00000020 */ #define SDIO_MASK_RXOVERRIE SDIO_MASK_RXOVERRIE_Msk /*!<Rx FIFO OverRun Error Interrupt Enable */ #define SDIO_MASK_CMDRENDIE_Pos (6U) #define SDIO_MASK_CMDRENDIE_Msk (0x1UL << SDIO_MASK_CMDRENDIE_Pos) /*!< 0x00000040 */ #define SDIO_MASK_CMDRENDIE SDIO_MASK_CMDRENDIE_Msk /*!<Command Response Received Interrupt Enable */ #define SDIO_MASK_CMDSENTIE_Pos (7U) #define SDIO_MASK_CMDSENTIE_Msk (0x1UL << SDIO_MASK_CMDSENTIE_Pos) /*!< 0x00000080 */ #define SDIO_MASK_CMDSENTIE SDIO_MASK_CMDSENTIE_Msk /*!<Command Sent Interrupt Enable */ #define SDIO_MASK_DATAENDIE_Pos (8U) #define SDIO_MASK_DATAENDIE_Msk (0x1UL << SDIO_MASK_DATAENDIE_Pos) /*!< 0x00000100 */ #define SDIO_MASK_DATAENDIE SDIO_MASK_DATAENDIE_Msk /*!<Data End Interrupt Enable */ #define SDIO_MASK_DBCKENDIE_Pos (10U) #define SDIO_MASK_DBCKENDIE_Msk (0x1UL << SDIO_MASK_DBCKENDIE_Pos) /*!< 0x00000400 */ #define SDIO_MASK_DBCKENDIE SDIO_MASK_DBCKENDIE_Msk /*!<Data Block End Interrupt Enable */ #define SDIO_MASK_CMDACTIE_Pos (11U) #define SDIO_MASK_CMDACTIE_Msk (0x1UL << SDIO_MASK_CMDACTIE_Pos) /*!< 0x00000800 */ #define SDIO_MASK_CMDACTIE SDIO_MASK_CMDACTIE_Msk /*!<CCommand Acting Interrupt Enable */ #define SDIO_MASK_TXACTIE_Pos (12U) #define SDIO_MASK_TXACTIE_Msk (0x1UL << SDIO_MASK_TXACTIE_Pos) /*!< 0x00001000 */ #define SDIO_MASK_TXACTIE SDIO_MASK_TXACTIE_Msk /*!<Data Transmit Acting Interrupt Enable */ #define SDIO_MASK_RXACTIE_Pos (13U) #define SDIO_MASK_RXACTIE_Msk (0x1UL << SDIO_MASK_RXACTIE_Pos) /*!< 0x00002000 */ #define SDIO_MASK_RXACTIE SDIO_MASK_RXACTIE_Msk /*!<Data receive acting interrupt enabled */ #define SDIO_MASK_TXFIFOHEIE_Pos (14U) #define SDIO_MASK_TXFIFOHEIE_Msk (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos) /*!< 0x00004000 */ #define SDIO_MASK_TXFIFOHEIE SDIO_MASK_TXFIFOHEIE_Msk /*!<Tx FIFO Half Empty interrupt Enable */ #define SDIO_MASK_RXFIFOHFIE_Pos (15U) #define SDIO_MASK_RXFIFOHFIE_Msk (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos) /*!< 0x00008000 */ #define SDIO_MASK_RXFIFOHFIE SDIO_MASK_RXFIFOHFIE_Msk /*!<Rx FIFO Half Full interrupt Enable */ #define SDIO_MASK_TXFIFOFIE_Pos (16U) #define SDIO_MASK_TXFIFOFIE_Msk (0x1UL << SDIO_MASK_TXFIFOFIE_Pos) /*!< 0x00010000 */ #define SDIO_MASK_TXFIFOFIE SDIO_MASK_TXFIFOFIE_Msk /*!<Tx FIFO Full interrupt Enable */ #define SDIO_MASK_RXFIFOFIE_Pos (17U) #define SDIO_MASK_RXFIFOFIE_Msk (0x1UL << SDIO_MASK_RXFIFOFIE_Pos) /*!< 0x00020000 */ #define SDIO_MASK_RXFIFOFIE SDIO_MASK_RXFIFOFIE_Msk /*!<Rx FIFO Full interrupt Enable */ #define SDIO_MASK_TXFIFOEIE_Pos (18U) #define SDIO_MASK_TXFIFOEIE_Msk (0x1UL << SDIO_MASK_TXFIFOEIE_Pos) /*!< 0x00040000 */ #define SDIO_MASK_TXFIFOEIE SDIO_MASK_TXFIFOEIE_Msk /*!<Tx FIFO Empty interrupt Enable */ #define SDIO_MASK_RXFIFOEIE_Pos (19U) #define SDIO_MASK_RXFIFOEIE_Msk (0x1UL << SDIO_MASK_RXFIFOEIE_Pos) /*!< 0x00080000 */ #define SDIO_MASK_RXFIFOEIE SDIO_MASK_RXFIFOEIE_Msk /*!<Rx FIFO Empty interrupt Enable */ #define SDIO_MASK_TXDAVLIE_Pos (20U) #define SDIO_MASK_TXDAVLIE_Msk (0x1UL << SDIO_MASK_TXDAVLIE_Pos) /*!< 0x00100000 */ #define SDIO_MASK_TXDAVLIE SDIO_MASK_TXDAVLIE_Msk /*!<Data available in Tx FIFO interrupt Enable */ #define SDIO_MASK_RXDAVLIE_Pos (21U) #define SDIO_MASK_RXDAVLIE_Msk (0x1UL << SDIO_MASK_RXDAVLIE_Pos) /*!< 0x00200000 */ #define SDIO_MASK_RXDAVLIE SDIO_MASK_RXDAVLIE_Msk /*!<Data available in Rx FIFO interrupt Enable */ #define SDIO_MASK_SDIOITIE_Pos (22U) #define SDIO_MASK_SDIOITIE_Msk (0x1UL << SDIO_MASK_SDIOITIE_Pos) /*!< 0x00400000 */ #define SDIO_MASK_SDIOITIE SDIO_MASK_SDIOITIE_Msk /*!<SDIO Mode Interrupt Received interrupt Enable */ /***************** Bit definition for SDIO_FIFOCNT register *****************/ #define SDIO_FIFOCNT_FIFOCOUNT_Pos (0U) #define SDIO_FIFOCNT_FIFOCOUNT_Msk (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */ #define SDIO_FIFOCNT_FIFOCOUNT SDIO_FIFOCNT_FIFOCOUNT_Msk /*!<Remaining number of words to be written to or read from the FIFO */ /****************** Bit definition for SDIO_FIFO register *******************/ #define SDIO_FIFO_FIFODATA_Pos (0U) #define SDIO_FIFO_FIFODATA_Msk (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */ #define SDIO_FIFO_FIFODATA SDIO_FIFO_FIFODATA_Msk /*!<Receive and transmit FIFO data */ /******************************************************************************/ /* */ /* Serial Peripheral Interface */ /* */ /******************************************************************************/ #define I2S_APB1_APB2_FEATURE /*!< I2S IP's are splited between RCC APB1 and APB2 interfaces */ /******************* Bit definition for SPI_CR1 register ********************/ #define SPI_CR1_CPHA_Pos (0U) #define SPI_CR1_CPHA_Msk (0x1UL << SPI_CR1_CPHA_Pos) /*!< 0x00000001 */ #define SPI_CR1_CPHA SPI_CR1_CPHA_Msk /*!<Clock Phase */ #define SPI_CR1_CPOL_Pos (1U) #define SPI_CR1_CPOL_Msk (0x1UL << SPI_CR1_CPOL_Pos) /*!< 0x00000002 */ #define SPI_CR1_CPOL SPI_CR1_CPOL_Msk /*!<Clock Polarity */ #define SPI_CR1_MSTR_Pos (2U) #define SPI_CR1_MSTR_Msk (0x1UL << SPI_CR1_MSTR_Pos) /*!< 0x00000004 */ #define SPI_CR1_MSTR SPI_CR1_MSTR_Msk /*!<Master Selection */ #define SPI_CR1_BR_Pos (3U) #define SPI_CR1_BR_Msk (0x7UL << SPI_CR1_BR_Pos) /*!< 0x00000038 */ #define SPI_CR1_BR SPI_CR1_BR_Msk /*!<BR[2:0] bits (Baud Rate Control) */ #define SPI_CR1_BR_0 (0x1UL << SPI_CR1_BR_Pos) /*!< 0x00000008 */ #define SPI_CR1_BR_1 (0x2UL << SPI_CR1_BR_Pos) /*!< 0x00000010 */ #define SPI_CR1_BR_2 (0x4UL << SPI_CR1_BR_Pos) /*!< 0x00000020 */ #define SPI_CR1_SPE_Pos (6U) #define SPI_CR1_SPE_Msk (0x1UL << SPI_CR1_SPE_Pos) /*!< 0x00000040 */ #define SPI_CR1_SPE SPI_CR1_SPE_Msk /*!<SPI Enable */ #define SPI_CR1_LSBFIRST_Pos (7U) #define SPI_CR1_LSBFIRST_Msk (0x1UL << SPI_CR1_LSBFIRST_Pos) /*!< 0x00000080 */ #define SPI_CR1_LSBFIRST SPI_CR1_LSBFIRST_Msk /*!<Frame Format */ #define SPI_CR1_SSI_Pos (8U) #define SPI_CR1_SSI_Msk (0x1UL << SPI_CR1_SSI_Pos) /*!< 0x00000100 */ #define SPI_CR1_SSI SPI_CR1_SSI_Msk /*!<Internal slave select */ #define SPI_CR1_SSM_Pos (9U) #define SPI_CR1_SSM_Msk (0x1UL << SPI_CR1_SSM_Pos) /*!< 0x00000200 */ #define SPI_CR1_SSM SPI_CR1_SSM_Msk /*!<Software slave management */ #define SPI_CR1_RXONLY_Pos (10U) #define SPI_CR1_RXONLY_Msk (0x1UL << SPI_CR1_RXONLY_Pos) /*!< 0x00000400 */ #define SPI_CR1_RXONLY SPI_CR1_RXONLY_Msk /*!<Receive only */ #define SPI_CR1_DFF_Pos (11U) #define SPI_CR1_DFF_Msk (0x1UL << SPI_CR1_DFF_Pos) /*!< 0x00000800 */ #define SPI_CR1_DFF SPI_CR1_DFF_Msk /*!<Data Frame Format */ #define SPI_CR1_CRCNEXT_Pos (12U) #define SPI_CR1_CRCNEXT_Msk (0x1UL << SPI_CR1_CRCNEXT_Pos) /*!< 0x00001000 */ #define SPI_CR1_CRCNEXT SPI_CR1_CRCNEXT_Msk /*!<Transmit CRC next */ #define SPI_CR1_CRCEN_Pos (13U) #define SPI_CR1_CRCEN_Msk (0x1UL << SPI_CR1_CRCEN_Pos) /*!< 0x00002000 */ #define SPI_CR1_CRCEN SPI_CR1_CRCEN_Msk /*!<Hardware CRC calculation enable */ #define SPI_CR1_BIDIOE_Pos (14U) #define SPI_CR1_BIDIOE_Msk (0x1UL << SPI_CR1_BIDIOE_Pos) /*!< 0x00004000 */ #define SPI_CR1_BIDIOE SPI_CR1_BIDIOE_Msk /*!<Output enable in bidirectional mode */ #define SPI_CR1_BIDIMODE_Pos (15U) #define SPI_CR1_BIDIMODE_Msk (0x1UL << SPI_CR1_BIDIMODE_Pos) /*!< 0x00008000 */ #define SPI_CR1_BIDIMODE SPI_CR1_BIDIMODE_Msk /*!<Bidirectional data mode enable */ /******************* Bit definition for SPI_CR2 register ********************/ #define SPI_CR2_RXDMAEN_Pos (0U) #define SPI_CR2_RXDMAEN_Msk (0x1UL << SPI_CR2_RXDMAEN_Pos) /*!< 0x00000001 */ #define SPI_CR2_RXDMAEN SPI_CR2_RXDMAEN_Msk /*!<Rx Buffer DMA Enable */ #define SPI_CR2_TXDMAEN_Pos (1U) #define SPI_CR2_TXDMAEN_Msk (0x1UL << SPI_CR2_TXDMAEN_Pos) /*!< 0x00000002 */ #define SPI_CR2_TXDMAEN SPI_CR2_TXDMAEN_Msk /*!<Tx Buffer DMA Enable */ #define SPI_CR2_SSOE_Pos (2U) #define SPI_CR2_SSOE_Msk (0x1UL << SPI_CR2_SSOE_Pos) /*!< 0x00000004 */ #define SPI_CR2_SSOE SPI_CR2_SSOE_Msk /*!<SS Output Enable */ #define SPI_CR2_FRF_Pos (4U) #define SPI_CR2_FRF_Msk (0x1UL << SPI_CR2_FRF_Pos) /*!< 0x00000010 */ #define SPI_CR2_FRF SPI_CR2_FRF_Msk /*!<Frame Format */ #define SPI_CR2_ERRIE_Pos (5U) #define SPI_CR2_ERRIE_Msk (0x1UL << SPI_CR2_ERRIE_Pos) /*!< 0x00000020 */ #define SPI_CR2_ERRIE SPI_CR2_ERRIE_Msk /*!<Error Interrupt Enable */ #define SPI_CR2_RXNEIE_Pos (6U) #define SPI_CR2_RXNEIE_Msk (0x1UL << SPI_CR2_RXNEIE_Pos) /*!< 0x00000040 */ #define SPI_CR2_RXNEIE SPI_CR2_RXNEIE_Msk /*!<RX buffer Not Empty Interrupt Enable */ #define SPI_CR2_TXEIE_Pos (7U) #define SPI_CR2_TXEIE_Msk (0x1UL << SPI_CR2_TXEIE_Pos) /*!< 0x00000080 */ #define SPI_CR2_TXEIE SPI_CR2_TXEIE_Msk /*!<Tx buffer Empty Interrupt Enable */ /******************** Bit definition for SPI_SR register ********************/ #define SPI_SR_RXNE_Pos (0U) #define SPI_SR_RXNE_Msk (0x1UL << SPI_SR_RXNE_Pos) /*!< 0x00000001 */ #define SPI_SR_RXNE SPI_SR_RXNE_Msk /*!<Receive buffer Not Empty */ #define SPI_SR_TXE_Pos (1U) #define SPI_SR_TXE_Msk (0x1UL << SPI_SR_TXE_Pos) /*!< 0x00000002 */ #define SPI_SR_TXE SPI_SR_TXE_Msk /*!<Transmit buffer Empty */ #define SPI_SR_CHSIDE_Pos (2U) #define SPI_SR_CHSIDE_Msk (0x1UL << SPI_SR_CHSIDE_Pos) /*!< 0x00000004 */ #define SPI_SR_CHSIDE SPI_SR_CHSIDE_Msk /*!<Channel side */ #define SPI_SR_UDR_Pos (3U) #define SPI_SR_UDR_Msk (0x1UL << SPI_SR_UDR_Pos) /*!< 0x00000008 */ #define SPI_SR_UDR SPI_SR_UDR_Msk /*!<Underrun flag */ #define SPI_SR_CRCERR_Pos (4U) #define SPI_SR_CRCERR_Msk (0x1UL << SPI_SR_CRCERR_Pos) /*!< 0x00000010 */ #define SPI_SR_CRCERR SPI_SR_CRCERR_Msk /*!<CRC Error flag */ #define SPI_SR_MODF_Pos (5U) #define SPI_SR_MODF_Msk (0x1UL << SPI_SR_MODF_Pos) /*!< 0x00000020 */ #define SPI_SR_MODF SPI_SR_MODF_Msk /*!<Mode fault */ #define SPI_SR_OVR_Pos (6U) #define SPI_SR_OVR_Msk (0x1UL << SPI_SR_OVR_Pos) /*!< 0x00000040 */ #define SPI_SR_OVR SPI_SR_OVR_Msk /*!<Overrun flag */ #define SPI_SR_BSY_Pos (7U) #define SPI_SR_BSY_Msk (0x1UL << SPI_SR_BSY_Pos) /*!< 0x00000080 */ #define SPI_SR_BSY SPI_SR_BSY_Msk /*!<Busy flag */ #define SPI_SR_FRE_Pos (8U) #define SPI_SR_FRE_Msk (0x1UL << SPI_SR_FRE_Pos) /*!< 0x00000100 */ #define SPI_SR_FRE SPI_SR_FRE_Msk /*!<Frame format error flag */ /******************** Bit definition for SPI_DR register ********************/ #define SPI_DR_DR_Pos (0U) #define SPI_DR_DR_Msk (0xFFFFUL << SPI_DR_DR_Pos) /*!< 0x0000FFFF */ #define SPI_DR_DR SPI_DR_DR_Msk /*!<Data Register */ /******************* Bit definition for SPI_CRCPR register ******************/ #define SPI_CRCPR_CRCPOLY_Pos (0U) #define SPI_CRCPR_CRCPOLY_Msk (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos) /*!< 0x0000FFFF */ #define SPI_CRCPR_CRCPOLY SPI_CRCPR_CRCPOLY_Msk /*!<CRC polynomial register */ /****************** Bit definition for SPI_RXCRCR register ******************/ #define SPI_RXCRCR_RXCRC_Pos (0U) #define SPI_RXCRCR_RXCRC_Msk (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos) /*!< 0x0000FFFF */ #define SPI_RXCRCR_RXCRC SPI_RXCRCR_RXCRC_Msk /*!<Rx CRC Register */ /****************** Bit definition for SPI_TXCRCR register ******************/ #define SPI_TXCRCR_TXCRC_Pos (0U) #define SPI_TXCRCR_TXCRC_Msk (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos) /*!< 0x0000FFFF */ #define SPI_TXCRCR_TXCRC SPI_TXCRCR_TXCRC_Msk /*!<Tx CRC Register */ /****************** Bit definition for SPI_I2SCFGR register *****************/ #define SPI_I2SCFGR_CHLEN_Pos (0U) #define SPI_I2SCFGR_CHLEN_Msk (0x1UL << SPI_I2SCFGR_CHLEN_Pos) /*!< 0x00000001 */ #define SPI_I2SCFGR_CHLEN SPI_I2SCFGR_CHLEN_Msk /*!<Channel length (number of bits per audio channel) */ #define SPI_I2SCFGR_DATLEN_Pos (1U) #define SPI_I2SCFGR_DATLEN_Msk (0x3UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000006 */ #define SPI_I2SCFGR_DATLEN SPI_I2SCFGR_DATLEN_Msk /*!<DATLEN[1:0] bits (Data length to be transferred) */ #define SPI_I2SCFGR_DATLEN_0 (0x1UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000002 */ #define SPI_I2SCFGR_DATLEN_1 (0x2UL << SPI_I2SCFGR_DATLEN_Pos) /*!< 0x00000004 */ #define SPI_I2SCFGR_CKPOL_Pos (3U) #define SPI_I2SCFGR_CKPOL_Msk (0x1UL << SPI_I2SCFGR_CKPOL_Pos) /*!< 0x00000008 */ #define SPI_I2SCFGR_CKPOL SPI_I2SCFGR_CKPOL_Msk /*!<steady state clock polarity */ #define SPI_I2SCFGR_I2SSTD_Pos (4U) #define SPI_I2SCFGR_I2SSTD_Msk (0x3UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000030 */ #define SPI_I2SCFGR_I2SSTD SPI_I2SCFGR_I2SSTD_Msk /*!<I2SSTD[1:0] bits (I2S standard selection) */ #define SPI_I2SCFGR_I2SSTD_0 (0x1UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000010 */ #define SPI_I2SCFGR_I2SSTD_1 (0x2UL << SPI_I2SCFGR_I2SSTD_Pos) /*!< 0x00000020 */ #define SPI_I2SCFGR_PCMSYNC_Pos (7U) #define SPI_I2SCFGR_PCMSYNC_Msk (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos) /*!< 0x00000080 */ #define SPI_I2SCFGR_PCMSYNC SPI_I2SCFGR_PCMSYNC_Msk /*!<PCM frame synchronization */ #define SPI_I2SCFGR_I2SCFG_Pos (8U) #define SPI_I2SCFGR_I2SCFG_Msk (0x3UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000300 */ #define SPI_I2SCFGR_I2SCFG SPI_I2SCFGR_I2SCFG_Msk /*!<I2SCFG[1:0] bits (I2S configuration mode) */ #define SPI_I2SCFGR_I2SCFG_0 (0x1UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000100 */ #define SPI_I2SCFGR_I2SCFG_1 (0x2UL << SPI_I2SCFGR_I2SCFG_Pos) /*!< 0x00000200 */ #define SPI_I2SCFGR_I2SE_Pos (10U) #define SPI_I2SCFGR_I2SE_Msk (0x1UL << SPI_I2SCFGR_I2SE_Pos) /*!< 0x00000400 */ #define SPI_I2SCFGR_I2SE SPI_I2SCFGR_I2SE_Msk /*!<I2S Enable */ #define SPI_I2SCFGR_I2SMOD_Pos (11U) #define SPI_I2SCFGR_I2SMOD_Msk (0x1UL << SPI_I2SCFGR_I2SMOD_Pos) /*!< 0x00000800 */ #define SPI_I2SCFGR_I2SMOD SPI_I2SCFGR_I2SMOD_Msk /*!<I2S mode selection */ #define SPI_I2SCFGR_ASTRTEN_Pos (12U) #define SPI_I2SCFGR_ASTRTEN_Msk (0x1UL << SPI_I2SCFGR_ASTRTEN_Pos) /*!< 0x00001000 */ #define SPI_I2SCFGR_ASTRTEN SPI_I2SCFGR_ASTRTEN_Msk /*!<Asynchronous start enable */ /****************** Bit definition for SPI_I2SPR register *******************/ #define SPI_I2SPR_I2SDIV_Pos (0U) #define SPI_I2SPR_I2SDIV_Msk (0xFFUL << SPI_I2SPR_I2SDIV_Pos) /*!< 0x000000FF */ #define SPI_I2SPR_I2SDIV SPI_I2SPR_I2SDIV_Msk /*!<I2S Linear prescaler */ #define SPI_I2SPR_ODD_Pos (8U) #define SPI_I2SPR_ODD_Msk (0x1UL << SPI_I2SPR_ODD_Pos) /*!< 0x00000100 */ #define SPI_I2SPR_ODD SPI_I2SPR_ODD_Msk /*!<Odd factor for the prescaler */ #define SPI_I2SPR_MCKOE_Pos (9U) #define SPI_I2SPR_MCKOE_Msk (0x1UL << SPI_I2SPR_MCKOE_Pos) /*!< 0x00000200 */ #define SPI_I2SPR_MCKOE SPI_I2SPR_MCKOE_Msk /*!<Master Clock Output Enable */ /******************************************************************************/ /* */ /* SYSCFG */ /* */ /******************************************************************************/ /****************** Bit definition for SYSCFG_MEMRMP register ***************/ #define SYSCFG_MEMRMP_MEM_MODE_Pos (0U) #define SYSCFG_MEMRMP_MEM_MODE_Msk (0x7UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000007 */ #define SYSCFG_MEMRMP_MEM_MODE SYSCFG_MEMRMP_MEM_MODE_Msk /*!< SYSCFG_Memory Remap Config */ #define SYSCFG_MEMRMP_MEM_MODE_0 (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */ #define SYSCFG_MEMRMP_MEM_MODE_1 (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */ #define SYSCFG_MEMRMP_MEM_MODE_2 (0x4UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000004 */ #define SYSCFG_MEMRMP_UFB_MODE_Pos (8U) #define SYSCFG_MEMRMP_UFB_MODE_Msk (0x1UL << SYSCFG_MEMRMP_UFB_MODE_Pos) /*!< 0x00000100 */ #define SYSCFG_MEMRMP_UFB_MODE SYSCFG_MEMRMP_UFB_MODE_Msk /*!< User Flash Bank mode */ #define SYSCFG_MEMRMP_SWP_FMC_Pos (10U) #define SYSCFG_MEMRMP_SWP_FMC_Msk (0x3UL << SYSCFG_MEMRMP_SWP_FMC_Pos) /*!< 0x00000C00 */ #define SYSCFG_MEMRMP_SWP_FMC SYSCFG_MEMRMP_SWP_FMC_Msk /*!< FMC memory mapping swap */ #define SYSCFG_MEMRMP_SWP_FMC_0 (0x1UL << SYSCFG_MEMRMP_SWP_FMC_Pos) /*!< 0x00000400 */ /* Legacy Defines */ #define SYSCFG_SWP_FMC SYSCFG_MEMRMP_SWP_FMC /****************** Bit definition for SYSCFG_PMC register ******************/ #define SYSCFG_PMC_ADCxDC2_Pos (16U) #define SYSCFG_PMC_ADCxDC2_Msk (0x7UL << SYSCFG_PMC_ADCxDC2_Pos) /*!< 0x00070000 */ #define SYSCFG_PMC_ADCxDC2 SYSCFG_PMC_ADCxDC2_Msk /*!< Refer to AN4073 on how to use this bit */ #define SYSCFG_PMC_ADC1DC2_Pos (16U) #define SYSCFG_PMC_ADC1DC2_Msk (0x1UL << SYSCFG_PMC_ADC1DC2_Pos) /*!< 0x00010000 */ #define SYSCFG_PMC_ADC1DC2 SYSCFG_PMC_ADC1DC2_Msk /*!< Refer to AN4073 on how to use this bit */ #define SYSCFG_PMC_ADC2DC2_Pos (17U) #define SYSCFG_PMC_ADC2DC2_Msk (0x1UL << SYSCFG_PMC_ADC2DC2_Pos) /*!< 0x00020000 */ #define SYSCFG_PMC_ADC2DC2 SYSCFG_PMC_ADC2DC2_Msk /*!< Refer to AN4073 on how to use this bit */ #define SYSCFG_PMC_ADC3DC2_Pos (18U) #define SYSCFG_PMC_ADC3DC2_Msk (0x1UL << SYSCFG_PMC_ADC3DC2_Pos) /*!< 0x00040000 */ #define SYSCFG_PMC_ADC3DC2 SYSCFG_PMC_ADC3DC2_Msk /*!< Refer to AN4073 on how to use this bit */ /***************** Bit definition for SYSCFG_EXTICR1 register ***************/ #define SYSCFG_EXTICR1_EXTI0_Pos (0U) #define SYSCFG_EXTICR1_EXTI0_Msk (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */ #define SYSCFG_EXTICR1_EXTI0 SYSCFG_EXTICR1_EXTI0_Msk /*!<EXTI 0 configuration */ #define SYSCFG_EXTICR1_EXTI1_Pos (4U) #define SYSCFG_EXTICR1_EXTI1_Msk (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */ #define SYSCFG_EXTICR1_EXTI1 SYSCFG_EXTICR1_EXTI1_Msk /*!<EXTI 1 configuration */ #define SYSCFG_EXTICR1_EXTI2_Pos (8U) #define SYSCFG_EXTICR1_EXTI2_Msk (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */ #define SYSCFG_EXTICR1_EXTI2 SYSCFG_EXTICR1_EXTI2_Msk /*!<EXTI 2 configuration */ #define SYSCFG_EXTICR1_EXTI3_Pos (12U) #define SYSCFG_EXTICR1_EXTI3_Msk (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */ #define SYSCFG_EXTICR1_EXTI3 SYSCFG_EXTICR1_EXTI3_Msk /*!<EXTI 3 configuration */ /** * @brief EXTI0 configuration */ #define SYSCFG_EXTICR1_EXTI0_PA 0x0000U /*!<PA[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PB 0x0001U /*!<PB[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PC 0x0002U /*!<PC[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PD 0x0003U /*!<PD[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PE 0x0004U /*!<PE[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PF 0x0005U /*!<PF[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PG 0x0006U /*!<PG[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PH 0x0007U /*!<PH[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PI 0x0008U /*!<PI[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PJ 0x0009U /*!<PJ[0] pin */ #define SYSCFG_EXTICR1_EXTI0_PK 0x000AU /*!<PK[0] pin */ /** * @brief EXTI1 configuration */ #define SYSCFG_EXTICR1_EXTI1_PA 0x0000U /*!<PA[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PB 0x0010U /*!<PB[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PC 0x0020U /*!<PC[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PD 0x0030U /*!<PD[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PE 0x0040U /*!<PE[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PF 0x0050U /*!<PF[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PG 0x0060U /*!<PG[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PH 0x0070U /*!<PH[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PI 0x0080U /*!<PI[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PJ 0x0090U /*!<PJ[1] pin */ #define SYSCFG_EXTICR1_EXTI1_PK 0x00A0U /*!<PK[1] pin */ /** * @brief EXTI2 configuration */ #define SYSCFG_EXTICR1_EXTI2_PA 0x0000U /*!<PA[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PB 0x0100U /*!<PB[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PC 0x0200U /*!<PC[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PD 0x0300U /*!<PD[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PE 0x0400U /*!<PE[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PF 0x0500U /*!<PF[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PG 0x0600U /*!<PG[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PH 0x0700U /*!<PH[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PI 0x0800U /*!<PI[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PJ 0x0900U /*!<PJ[2] pin */ #define SYSCFG_EXTICR1_EXTI2_PK 0x0A00U /*!<PK[2] pin */ /** * @brief EXTI3 configuration */ #define SYSCFG_EXTICR1_EXTI3_PA 0x0000U /*!<PA[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PB 0x1000U /*!<PB[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PC 0x2000U /*!<PC[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PD 0x3000U /*!<PD[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PE 0x4000U /*!<PE[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PF 0x5000U /*!<PF[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PG 0x6000U /*!<PG[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PH 0x7000U /*!<PH[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PI 0x8000U /*!<PI[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PJ 0x9000U /*!<PJ[3] pin */ #define SYSCFG_EXTICR1_EXTI3_PK 0xA000U /*!<PK[3] pin */ /***************** Bit definition for SYSCFG_EXTICR2 register ***************/ #define SYSCFG_EXTICR2_EXTI4_Pos (0U) #define SYSCFG_EXTICR2_EXTI4_Msk (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */ #define SYSCFG_EXTICR2_EXTI4 SYSCFG_EXTICR2_EXTI4_Msk /*!<EXTI 4 configuration */ #define SYSCFG_EXTICR2_EXTI5_Pos (4U) #define SYSCFG_EXTICR2_EXTI5_Msk (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */ #define SYSCFG_EXTICR2_EXTI5 SYSCFG_EXTICR2_EXTI5_Msk /*!<EXTI 5 configuration */ #define SYSCFG_EXTICR2_EXTI6_Pos (8U) #define SYSCFG_EXTICR2_EXTI6_Msk (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */ #define SYSCFG_EXTICR2_EXTI6 SYSCFG_EXTICR2_EXTI6_Msk /*!<EXTI 6 configuration */ #define SYSCFG_EXTICR2_EXTI7_Pos (12U) #define SYSCFG_EXTICR2_EXTI7_Msk (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */ #define SYSCFG_EXTICR2_EXTI7 SYSCFG_EXTICR2_EXTI7_Msk /*!<EXTI 7 configuration */ /** * @brief EXTI4 configuration */ #define SYSCFG_EXTICR2_EXTI4_PA 0x0000U /*!<PA[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PB 0x0001U /*!<PB[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PC 0x0002U /*!<PC[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PD 0x0003U /*!<PD[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PE 0x0004U /*!<PE[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PF 0x0005U /*!<PF[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PG 0x0006U /*!<PG[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PH 0x0007U /*!<PH[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PI 0x0008U /*!<PI[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PJ 0x0009U /*!<PJ[4] pin */ #define SYSCFG_EXTICR2_EXTI4_PK 0x000AU /*!<PK[4] pin */ /** * @brief EXTI5 configuration */ #define SYSCFG_EXTICR2_EXTI5_PA 0x0000U /*!<PA[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PB 0x0010U /*!<PB[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PC 0x0020U /*!<PC[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PD 0x0030U /*!<PD[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PE 0x0040U /*!<PE[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PF 0x0050U /*!<PF[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PG 0x0060U /*!<PG[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PH 0x0070U /*!<PH[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PI 0x0080U /*!<PI[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PJ 0x0090U /*!<PJ[5] pin */ #define SYSCFG_EXTICR2_EXTI5_PK 0x00A0U /*!<PK[5] pin */ /** * @brief EXTI6 configuration */ #define SYSCFG_EXTICR2_EXTI6_PA 0x0000U /*!<PA[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PB 0x0100U /*!<PB[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PC 0x0200U /*!<PC[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PD 0x0300U /*!<PD[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PE 0x0400U /*!<PE[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PF 0x0500U /*!<PF[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PG 0x0600U /*!<PG[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PH 0x0700U /*!<PH[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PI 0x0800U /*!<PI[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PJ 0x0900U /*!<PJ[6] pin */ #define SYSCFG_EXTICR2_EXTI6_PK 0x0A00U /*!<PK[6] pin */ /** * @brief EXTI7 configuration */ #define SYSCFG_EXTICR2_EXTI7_PA 0x0000U /*!<PA[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PB 0x1000U /*!<PB[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PC 0x2000U /*!<PC[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PD 0x3000U /*!<PD[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PE 0x4000U /*!<PE[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PF 0x5000U /*!<PF[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PG 0x6000U /*!<PG[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PH 0x7000U /*!<PH[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PI 0x8000U /*!<PI[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PJ 0x9000U /*!<PJ[7] pin */ #define SYSCFG_EXTICR2_EXTI7_PK 0xA000U /*!<PK[7] pin */ /***************** Bit definition for SYSCFG_EXTICR3 register ***************/ #define SYSCFG_EXTICR3_EXTI8_Pos (0U) #define SYSCFG_EXTICR3_EXTI8_Msk (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */ #define SYSCFG_EXTICR3_EXTI8 SYSCFG_EXTICR3_EXTI8_Msk /*!<EXTI 8 configuration */ #define SYSCFG_EXTICR3_EXTI9_Pos (4U) #define SYSCFG_EXTICR3_EXTI9_Msk (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */ #define SYSCFG_EXTICR3_EXTI9 SYSCFG_EXTICR3_EXTI9_Msk /*!<EXTI 9 configuration */ #define SYSCFG_EXTICR3_EXTI10_Pos (8U) #define SYSCFG_EXTICR3_EXTI10_Msk (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */ #define SYSCFG_EXTICR3_EXTI10 SYSCFG_EXTICR3_EXTI10_Msk /*!<EXTI 10 configuration */ #define SYSCFG_EXTICR3_EXTI11_Pos (12U) #define SYSCFG_EXTICR3_EXTI11_Msk (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */ #define SYSCFG_EXTICR3_EXTI11 SYSCFG_EXTICR3_EXTI11_Msk /*!<EXTI 11 configuration */ /** * @brief EXTI8 configuration */ #define SYSCFG_EXTICR3_EXTI8_PA 0x0000U /*!<PA[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PB 0x0001U /*!<PB[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PC 0x0002U /*!<PC[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PD 0x0003U /*!<PD[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PE 0x0004U /*!<PE[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PF 0x0005U /*!<PF[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PG 0x0006U /*!<PG[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PH 0x0007U /*!<PH[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PI 0x0008U /*!<PI[8] pin */ #define SYSCFG_EXTICR3_EXTI8_PJ 0x0009U /*!<PJ[8] pin */ /** * @brief EXTI9 configuration */ #define SYSCFG_EXTICR3_EXTI9_PA 0x0000U /*!<PA[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PB 0x0010U /*!<PB[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PC 0x0020U /*!<PC[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PD 0x0030U /*!<PD[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PE 0x0040U /*!<PE[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PF 0x0050U /*!<PF[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PG 0x0060U /*!<PG[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PH 0x0070U /*!<PH[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PI 0x0080U /*!<PI[9] pin */ #define SYSCFG_EXTICR3_EXTI9_PJ 0x0090U /*!<PJ[9] pin */ /** * @brief EXTI10 configuration */ #define SYSCFG_EXTICR3_EXTI10_PA 0x0000U /*!<PA[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PB 0x0100U /*!<PB[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PC 0x0200U /*!<PC[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PD 0x0300U /*!<PD[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PE 0x0400U /*!<PE[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PF 0x0500U /*!<PF[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PG 0x0600U /*!<PG[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PH 0x0700U /*!<PH[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PI 0x0800U /*!<PI[10] pin */ #define SYSCFG_EXTICR3_EXTI10_PJ 0x0900U /*!<PJ[10] pin */ /** * @brief EXTI11 configuration */ #define SYSCFG_EXTICR3_EXTI11_PA 0x0000U /*!<PA[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PB 0x1000U /*!<PB[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PC 0x2000U /*!<PC[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PD 0x3000U /*!<PD[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PE 0x4000U /*!<PE[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PF 0x5000U /*!<PF[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PG 0x6000U /*!<PG[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PH 0x7000U /*!<PH[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PI 0x8000U /*!<PI[11] pin */ #define SYSCFG_EXTICR3_EXTI11_PJ 0x9000U /*!<PJ[11] pin */ /***************** Bit definition for SYSCFG_EXTICR4 register ***************/ #define SYSCFG_EXTICR4_EXTI12_Pos (0U) #define SYSCFG_EXTICR4_EXTI12_Msk (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */ #define SYSCFG_EXTICR4_EXTI12 SYSCFG_EXTICR4_EXTI12_Msk /*!<EXTI 12 configuration */ #define SYSCFG_EXTICR4_EXTI13_Pos (4U) #define SYSCFG_EXTICR4_EXTI13_Msk (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */ #define SYSCFG_EXTICR4_EXTI13 SYSCFG_EXTICR4_EXTI13_Msk /*!<EXTI 13 configuration */ #define SYSCFG_EXTICR4_EXTI14_Pos (8U) #define SYSCFG_EXTICR4_EXTI14_Msk (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */ #define SYSCFG_EXTICR4_EXTI14 SYSCFG_EXTICR4_EXTI14_Msk /*!<EXTI 14 configuration */ #define SYSCFG_EXTICR4_EXTI15_Pos (12U) #define SYSCFG_EXTICR4_EXTI15_Msk (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */ #define SYSCFG_EXTICR4_EXTI15 SYSCFG_EXTICR4_EXTI15_Msk /*!<EXTI 15 configuration */ /** * @brief EXTI12 configuration */ #define SYSCFG_EXTICR4_EXTI12_PA 0x0000U /*!<PA[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PB 0x0001U /*!<PB[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PC 0x0002U /*!<PC[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PD 0x0003U /*!<PD[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PE 0x0004U /*!<PE[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PF 0x0005U /*!<PF[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PG 0x0006U /*!<PG[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PH 0x0007U /*!<PH[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PI 0x0008U /*!<PI[12] pin */ #define SYSCFG_EXTICR4_EXTI12_PJ 0x0009U /*!<PJ[12] pin */ /** * @brief EXTI13 configuration */ #define SYSCFG_EXTICR4_EXTI13_PA 0x0000U /*!<PA[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PB 0x0010U /*!<PB[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PC 0x0020U /*!<PC[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PD 0x0030U /*!<PD[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PE 0x0040U /*!<PE[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PF 0x0050U /*!<PF[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PG 0x0060U /*!<PG[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PH 0x0070U /*!<PH[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PI 0x0008U /*!<PI[13] pin */ #define SYSCFG_EXTICR4_EXTI13_PJ 0x0009U /*!<PJ[13] pin */ /** * @brief EXTI14 configuration */ #define SYSCFG_EXTICR4_EXTI14_PA 0x0000U /*!<PA[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PB 0x0100U /*!<PB[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PC 0x0200U /*!<PC[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PD 0x0300U /*!<PD[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PE 0x0400U /*!<PE[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PF 0x0500U /*!<PF[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PG 0x0600U /*!<PG[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PH 0x0700U /*!<PH[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PI 0x0800U /*!<PI[14] pin */ #define SYSCFG_EXTICR4_EXTI14_PJ 0x0900U /*!<PJ[14] pin */ /** * @brief EXTI15 configuration */ #define SYSCFG_EXTICR4_EXTI15_PA 0x0000U /*!<PA[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PB 0x1000U /*!<PB[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PC 0x2000U /*!<PC[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PD 0x3000U /*!<PD[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PE 0x4000U /*!<PE[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PF 0x5000U /*!<PF[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PG 0x6000U /*!<PG[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PH 0x7000U /*!<PH[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PI 0x8000U /*!<PI[15] pin */ #define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U /*!<PJ[15] pin */ /****************** Bit definition for SYSCFG_CMPCR register ****************/ #define SYSCFG_CMPCR_CMP_PD_Pos (0U) #define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */ #define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk /*!<Compensation cell ready flag */ #define SYSCFG_CMPCR_READY_Pos (8U) #define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos) /*!< 0x00000100 */ #define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk /*!<Compensation cell power-down */ /****************** Bit definition for SYSCFG_CFGR register ****************/ #define SYSCFG_CFGR_FMPI2C1_SCL_Pos (0U) #define SYSCFG_CFGR_FMPI2C1_SCL_Msk (0x1UL << SYSCFG_CFGR_FMPI2C1_SCL_Pos) /*!< 0x00000001 */ #define SYSCFG_CFGR_FMPI2C1_SCL SYSCFG_CFGR_FMPI2C1_SCL_Msk /*!<FM+ drive capability for FMPI2C1_SCL pin */ #define SYSCFG_CFGR_FMPI2C1_SDA_Pos (1U) #define SYSCFG_CFGR_FMPI2C1_SDA_Msk (0x1UL << SYSCFG_CFGR_FMPI2C1_SDA_Pos) /*!< 0x00000002 */ #define SYSCFG_CFGR_FMPI2C1_SDA SYSCFG_CFGR_FMPI2C1_SDA_Msk /*!<FM+ drive capability for FMPI2C1_SDA pin */ /******************************************************************************/ /* */ /* TIM */ /* */ /******************************************************************************/ /******************* Bit definition for TIM_CR1 register ********************/ #define TIM_CR1_CEN_Pos (0U) #define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos) /*!< 0x00000001 */ #define TIM_CR1_CEN TIM_CR1_CEN_Msk /*!<Counter enable */ #define TIM_CR1_UDIS_Pos (1U) #define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos) /*!< 0x00000002 */ #define TIM_CR1_UDIS TIM_CR1_UDIS_Msk /*!<Update disable */ #define TIM_CR1_URS_Pos (2U) #define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos) /*!< 0x00000004 */ #define TIM_CR1_URS TIM_CR1_URS_Msk /*!<Update request source */ #define TIM_CR1_OPM_Pos (3U) #define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos) /*!< 0x00000008 */ #define TIM_CR1_OPM TIM_CR1_OPM_Msk /*!<One pulse mode */ #define TIM_CR1_DIR_Pos (4U) #define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos) /*!< 0x00000010 */ #define TIM_CR1_DIR TIM_CR1_DIR_Msk /*!<Direction */ #define TIM_CR1_CMS_Pos (5U) #define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos) /*!< 0x00000060 */ #define TIM_CR1_CMS TIM_CR1_CMS_Msk /*!<CMS[1:0] bits (Center-aligned mode selection) */ #define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos) /*!< 0x0020 */ #define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos) /*!< 0x0040 */ #define TIM_CR1_ARPE_Pos (7U) #define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos) /*!< 0x00000080 */ #define TIM_CR1_ARPE TIM_CR1_ARPE_Msk /*!<Auto-reload preload enable */ #define TIM_CR1_CKD_Pos (8U) #define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos) /*!< 0x00000300 */ #define TIM_CR1_CKD TIM_CR1_CKD_Msk /*!<CKD[1:0] bits (clock division) */ #define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos) /*!< 0x0100 */ #define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos) /*!< 0x0200 */ /******************* Bit definition for TIM_CR2 register ********************/ #define TIM_CR2_CCPC_Pos (0U) #define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos) /*!< 0x00000001 */ #define TIM_CR2_CCPC TIM_CR2_CCPC_Msk /*!<Capture/Compare Preloaded Control */ #define TIM_CR2_CCUS_Pos (2U) #define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos) /*!< 0x00000004 */ #define TIM_CR2_CCUS TIM_CR2_CCUS_Msk /*!<Capture/Compare Control Update Selection */ #define TIM_CR2_CCDS_Pos (3U) #define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos) /*!< 0x00000008 */ #define TIM_CR2_CCDS TIM_CR2_CCDS_Msk /*!<Capture/Compare DMA Selection */ #define TIM_CR2_MMS_Pos (4U) #define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos) /*!< 0x00000070 */ #define TIM_CR2_MMS TIM_CR2_MMS_Msk /*!<MMS[2:0] bits (Master Mode Selection) */ #define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos) /*!< 0x0010 */ #define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos) /*!< 0x0020 */ #define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos) /*!< 0x0040 */ #define TIM_CR2_TI1S_Pos (7U) #define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos) /*!< 0x00000080 */ #define TIM_CR2_TI1S TIM_CR2_TI1S_Msk /*!<TI1 Selection */ #define TIM_CR2_OIS1_Pos (8U) #define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos) /*!< 0x00000100 */ #define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk /*!<Output Idle state 1 (OC1 output) */ #define TIM_CR2_OIS1N_Pos (9U) #define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos) /*!< 0x00000200 */ #define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk /*!<Output Idle state 1 (OC1N output) */ #define TIM_CR2_OIS2_Pos (10U) #define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos) /*!< 0x00000400 */ #define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk /*!<Output Idle state 2 (OC2 output) */ #define TIM_CR2_OIS2N_Pos (11U) #define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos) /*!< 0x00000800 */ #define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk /*!<Output Idle state 2 (OC2N output) */ #define TIM_CR2_OIS3_Pos (12U) #define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos) /*!< 0x00001000 */ #define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk /*!<Output Idle state 3 (OC3 output) */ #define TIM_CR2_OIS3N_Pos (13U) #define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos) /*!< 0x00002000 */ #define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk /*!<Output Idle state 3 (OC3N output) */ #define TIM_CR2_OIS4_Pos (14U) #define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos) /*!< 0x00004000 */ #define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk /*!<Output Idle state 4 (OC4 output) */ /******************* Bit definition for TIM_SMCR register *******************/ #define TIM_SMCR_SMS_Pos (0U) #define TIM_SMCR_SMS_Msk (0x7UL << TIM_SMCR_SMS_Pos) /*!< 0x00000007 */ #define TIM_SMCR_SMS TIM_SMCR_SMS_Msk /*!<SMS[2:0] bits (Slave mode selection) */ #define TIM_SMCR_SMS_0 (0x1UL << TIM_SMCR_SMS_Pos) /*!< 0x0001 */ #define TIM_SMCR_SMS_1 (0x2UL << TIM_SMCR_SMS_Pos) /*!< 0x0002 */ #define TIM_SMCR_SMS_2 (0x4UL << TIM_SMCR_SMS_Pos) /*!< 0x0004 */ #define TIM_SMCR_TS_Pos (4U) #define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos) /*!< 0x00000070 */ #define TIM_SMCR_TS TIM_SMCR_TS_Msk /*!<TS[2:0] bits (Trigger selection) */ #define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos) /*!< 0x0010 */ #define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos) /*!< 0x0020 */ #define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos) /*!< 0x0040 */ #define TIM_SMCR_MSM_Pos (7U) #define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos) /*!< 0x00000080 */ #define TIM_SMCR_MSM TIM_SMCR_MSM_Msk /*!<Master/slave mode */ #define TIM_SMCR_ETF_Pos (8U) #define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos) /*!< 0x00000F00 */ #define TIM_SMCR_ETF TIM_SMCR_ETF_Msk /*!<ETF[3:0] bits (External trigger filter) */ #define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos) /*!< 0x0100 */ #define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos) /*!< 0x0200 */ #define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos) /*!< 0x0400 */ #define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos) /*!< 0x0800 */ #define TIM_SMCR_ETPS_Pos (12U) #define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos) /*!< 0x00003000 */ #define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk /*!<ETPS[1:0] bits (External trigger prescaler) */ #define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos) /*!< 0x1000 */ #define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos) /*!< 0x2000 */ #define TIM_SMCR_ECE_Pos (14U) #define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos) /*!< 0x00004000 */ #define TIM_SMCR_ECE TIM_SMCR_ECE_Msk /*!<External clock enable */ #define TIM_SMCR_ETP_Pos (15U) #define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos) /*!< 0x00008000 */ #define TIM_SMCR_ETP TIM_SMCR_ETP_Msk /*!<External trigger polarity */ /******************* Bit definition for TIM_DIER register *******************/ #define TIM_DIER_UIE_Pos (0U) #define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos) /*!< 0x00000001 */ #define TIM_DIER_UIE TIM_DIER_UIE_Msk /*!<Update interrupt enable */ #define TIM_DIER_CC1IE_Pos (1U) #define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos) /*!< 0x00000002 */ #define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk /*!<Capture/Compare 1 interrupt enable */ #define TIM_DIER_CC2IE_Pos (2U) #define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos) /*!< 0x00000004 */ #define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk /*!<Capture/Compare 2 interrupt enable */ #define TIM_DIER_CC3IE_Pos (3U) #define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos) /*!< 0x00000008 */ #define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk /*!<Capture/Compare 3 interrupt enable */ #define TIM_DIER_CC4IE_Pos (4U) #define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos) /*!< 0x00000010 */ #define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk /*!<Capture/Compare 4 interrupt enable */ #define TIM_DIER_COMIE_Pos (5U) #define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos) /*!< 0x00000020 */ #define TIM_DIER_COMIE TIM_DIER_COMIE_Msk /*!<COM interrupt enable */ #define TIM_DIER_TIE_Pos (6U) #define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos) /*!< 0x00000040 */ #define TIM_DIER_TIE TIM_DIER_TIE_Msk /*!<Trigger interrupt enable */ #define TIM_DIER_BIE_Pos (7U) #define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos) /*!< 0x00000080 */ #define TIM_DIER_BIE TIM_DIER_BIE_Msk /*!<Break interrupt enable */ #define TIM_DIER_UDE_Pos (8U) #define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos) /*!< 0x00000100 */ #define TIM_DIER_UDE TIM_DIER_UDE_Msk /*!<Update DMA request enable */ #define TIM_DIER_CC1DE_Pos (9U) #define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos) /*!< 0x00000200 */ #define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk /*!<Capture/Compare 1 DMA request enable */ #define TIM_DIER_CC2DE_Pos (10U) #define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos) /*!< 0x00000400 */ #define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk /*!<Capture/Compare 2 DMA request enable */ #define TIM_DIER_CC3DE_Pos (11U) #define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos) /*!< 0x00000800 */ #define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk /*!<Capture/Compare 3 DMA request enable */ #define TIM_DIER_CC4DE_Pos (12U) #define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos) /*!< 0x00001000 */ #define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk /*!<Capture/Compare 4 DMA request enable */ #define TIM_DIER_COMDE_Pos (13U) #define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos) /*!< 0x00002000 */ #define TIM_DIER_COMDE TIM_DIER_COMDE_Msk /*!<COM DMA request enable */ #define TIM_DIER_TDE_Pos (14U) #define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos) /*!< 0x00004000 */ #define TIM_DIER_TDE TIM_DIER_TDE_Msk /*!<Trigger DMA request enable */ /******************** Bit definition for TIM_SR register ********************/ #define TIM_SR_UIF_Pos (0U) #define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos) /*!< 0x00000001 */ #define TIM_SR_UIF TIM_SR_UIF_Msk /*!<Update interrupt Flag */ #define TIM_SR_CC1IF_Pos (1U) #define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos) /*!< 0x00000002 */ #define TIM_SR_CC1IF TIM_SR_CC1IF_Msk /*!<Capture/Compare 1 interrupt Flag */ #define TIM_SR_CC2IF_Pos (2U) #define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos) /*!< 0x00000004 */ #define TIM_SR_CC2IF TIM_SR_CC2IF_Msk /*!<Capture/Compare 2 interrupt Flag */ #define TIM_SR_CC3IF_Pos (3U) #define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos) /*!< 0x00000008 */ #define TIM_SR_CC3IF TIM_SR_CC3IF_Msk /*!<Capture/Compare 3 interrupt Flag */ #define TIM_SR_CC4IF_Pos (4U) #define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos) /*!< 0x00000010 */ #define TIM_SR_CC4IF TIM_SR_CC4IF_Msk /*!<Capture/Compare 4 interrupt Flag */ #define TIM_SR_COMIF_Pos (5U) #define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos) /*!< 0x00000020 */ #define TIM_SR_COMIF TIM_SR_COMIF_Msk /*!<COM interrupt Flag */ #define TIM_SR_TIF_Pos (6U) #define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos) /*!< 0x00000040 */ #define TIM_SR_TIF TIM_SR_TIF_Msk /*!<Trigger interrupt Flag */ #define TIM_SR_BIF_Pos (7U) #define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos) /*!< 0x00000080 */ #define TIM_SR_BIF TIM_SR_BIF_Msk /*!<Break interrupt Flag */ #define TIM_SR_CC1OF_Pos (9U) #define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos) /*!< 0x00000200 */ #define TIM_SR_CC1OF TIM_SR_CC1OF_Msk /*!<Capture/Compare 1 Overcapture Flag */ #define TIM_SR_CC2OF_Pos (10U) #define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos) /*!< 0x00000400 */ #define TIM_SR_CC2OF TIM_SR_CC2OF_Msk /*!<Capture/Compare 2 Overcapture Flag */ #define TIM_SR_CC3OF_Pos (11U) #define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos) /*!< 0x00000800 */ #define TIM_SR_CC3OF TIM_SR_CC3OF_Msk /*!<Capture/Compare 3 Overcapture Flag */ #define TIM_SR_CC4OF_Pos (12U) #define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos) /*!< 0x00001000 */ #define TIM_SR_CC4OF TIM_SR_CC4OF_Msk /*!<Capture/Compare 4 Overcapture Flag */ /******************* Bit definition for TIM_EGR register ********************/ #define TIM_EGR_UG_Pos (0U) #define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos) /*!< 0x00000001 */ #define TIM_EGR_UG TIM_EGR_UG_Msk /*!<Update Generation */ #define TIM_EGR_CC1G_Pos (1U) #define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos) /*!< 0x00000002 */ #define TIM_EGR_CC1G TIM_EGR_CC1G_Msk /*!<Capture/Compare 1 Generation */ #define TIM_EGR_CC2G_Pos (2U) #define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos) /*!< 0x00000004 */ #define TIM_EGR_CC2G TIM_EGR_CC2G_Msk /*!<Capture/Compare 2 Generation */ #define TIM_EGR_CC3G_Pos (3U) #define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos) /*!< 0x00000008 */ #define TIM_EGR_CC3G TIM_EGR_CC3G_Msk /*!<Capture/Compare 3 Generation */ #define TIM_EGR_CC4G_Pos (4U) #define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos) /*!< 0x00000010 */ #define TIM_EGR_CC4G TIM_EGR_CC4G_Msk /*!<Capture/Compare 4 Generation */ #define TIM_EGR_COMG_Pos (5U) #define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos) /*!< 0x00000020 */ #define TIM_EGR_COMG TIM_EGR_COMG_Msk /*!<Capture/Compare Control Update Generation */ #define TIM_EGR_TG_Pos (6U) #define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos) /*!< 0x00000040 */ #define TIM_EGR_TG TIM_EGR_TG_Msk /*!<Trigger Generation */ #define TIM_EGR_BG_Pos (7U) #define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos) /*!< 0x00000080 */ #define TIM_EGR_BG TIM_EGR_BG_Msk /*!<Break Generation */ /****************** Bit definition for TIM_CCMR1 register *******************/ #define TIM_CCMR1_CC1S_Pos (0U) #define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos) /*!< 0x00000003 */ #define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */ #define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0001 */ #define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos) /*!< 0x0002 */ #define TIM_CCMR1_OC1FE_Pos (2U) #define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos) /*!< 0x00000004 */ #define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk /*!<Output Compare 1 Fast enable */ #define TIM_CCMR1_OC1PE_Pos (3U) #define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos) /*!< 0x00000008 */ #define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk /*!<Output Compare 1 Preload enable */ #define TIM_CCMR1_OC1M_Pos (4U) #define TIM_CCMR1_OC1M_Msk (0x7UL << TIM_CCMR1_OC1M_Pos) /*!< 0x00000070 */ #define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk /*!<OC1M[2:0] bits (Output Compare 1 Mode) */ #define TIM_CCMR1_OC1M_0 (0x1UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0010 */ #define TIM_CCMR1_OC1M_1 (0x2UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0020 */ #define TIM_CCMR1_OC1M_2 (0x4UL << TIM_CCMR1_OC1M_Pos) /*!< 0x0040 */ #define TIM_CCMR1_OC1CE_Pos (7U) #define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos) /*!< 0x00000080 */ #define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk /*!<Output Compare 1Clear Enable */ #define TIM_CCMR1_CC2S_Pos (8U) #define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos) /*!< 0x00000300 */ #define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */ #define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0100 */ #define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos) /*!< 0x0200 */ #define TIM_CCMR1_OC2FE_Pos (10U) #define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos) /*!< 0x00000400 */ #define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk /*!<Output Compare 2 Fast enable */ #define TIM_CCMR1_OC2PE_Pos (11U) #define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos) /*!< 0x00000800 */ #define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk /*!<Output Compare 2 Preload enable */ #define TIM_CCMR1_OC2M_Pos (12U) #define TIM_CCMR1_OC2M_Msk (0x7UL << TIM_CCMR1_OC2M_Pos) /*!< 0x00007000 */ #define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk /*!<OC2M[2:0] bits (Output Compare 2 Mode) */ #define TIM_CCMR1_OC2M_0 (0x1UL << TIM_CCMR1_OC2M_Pos) /*!< 0x1000 */ #define TIM_CCMR1_OC2M_1 (0x2UL << TIM_CCMR1_OC2M_Pos) /*!< 0x2000 */ #define TIM_CCMR1_OC2M_2 (0x4UL << TIM_CCMR1_OC2M_Pos) /*!< 0x4000 */ #define TIM_CCMR1_OC2CE_Pos (15U) #define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos) /*!< 0x00008000 */ #define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk /*!<Output Compare 2 Clear Enable */ /*----------------------------------------------------------------------------*/ #define TIM_CCMR1_IC1PSC_Pos (2U) #define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0000000C */ #define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */ #define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0004 */ #define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos) /*!< 0x0008 */ #define TIM_CCMR1_IC1F_Pos (4U) #define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos) /*!< 0x000000F0 */ #define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk /*!<IC1F[3:0] bits (Input Capture 1 Filter) */ #define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0010 */ #define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0020 */ #define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0040 */ #define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos) /*!< 0x0080 */ #define TIM_CCMR1_IC2PSC_Pos (10U) #define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x00000C00 */ #define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler) */ #define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0400 */ #define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos) /*!< 0x0800 */ #define TIM_CCMR1_IC2F_Pos (12U) #define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos) /*!< 0x0000F000 */ #define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk /*!<IC2F[3:0] bits (Input Capture 2 Filter) */ #define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos) /*!< 0x1000 */ #define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos) /*!< 0x2000 */ #define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos) /*!< 0x4000 */ #define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos) /*!< 0x8000 */ /****************** Bit definition for TIM_CCMR2 register *******************/ #define TIM_CCMR2_CC3S_Pos (0U) #define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos) /*!< 0x00000003 */ #define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk /*!<CC3S[1:0] bits (Capture/Compare 3 Selection) */ #define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0001 */ #define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos) /*!< 0x0002 */ #define TIM_CCMR2_OC3FE_Pos (2U) #define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos) /*!< 0x00000004 */ #define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk /*!<Output Compare 3 Fast enable */ #define TIM_CCMR2_OC3PE_Pos (3U) #define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos) /*!< 0x00000008 */ #define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk /*!<Output Compare 3 Preload enable */ #define TIM_CCMR2_OC3M_Pos (4U) #define TIM_CCMR2_OC3M_Msk (0x7UL << TIM_CCMR2_OC3M_Pos) /*!< 0x00000070 */ #define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk /*!<OC3M[2:0] bits (Output Compare 3 Mode) */ #define TIM_CCMR2_OC3M_0 (0x1UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0010 */ #define TIM_CCMR2_OC3M_1 (0x2UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0020 */ #define TIM_CCMR2_OC3M_2 (0x4UL << TIM_CCMR2_OC3M_Pos) /*!< 0x0040 */ #define TIM_CCMR2_OC3CE_Pos (7U) #define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos) /*!< 0x00000080 */ #define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk /*!<Output Compare 3 Clear Enable */ #define TIM_CCMR2_CC4S_Pos (8U) #define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos) /*!< 0x00000300 */ #define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */ #define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0100 */ #define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos) /*!< 0x0200 */ #define TIM_CCMR2_OC4FE_Pos (10U) #define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos) /*!< 0x00000400 */ #define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk /*!<Output Compare 4 Fast enable */ #define TIM_CCMR2_OC4PE_Pos (11U) #define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos) /*!< 0x00000800 */ #define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk /*!<Output Compare 4 Preload enable */ #define TIM_CCMR2_OC4M_Pos (12U) #define TIM_CCMR2_OC4M_Msk (0x7UL << TIM_CCMR2_OC4M_Pos) /*!< 0x00007000 */ #define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk /*!<OC4M[2:0] bits (Output Compare 4 Mode) */ #define TIM_CCMR2_OC4M_0 (0x1UL << TIM_CCMR2_OC4M_Pos) /*!< 0x1000 */ #define TIM_CCMR2_OC4M_1 (0x2UL << TIM_CCMR2_OC4M_Pos) /*!< 0x2000 */ #define TIM_CCMR2_OC4M_2 (0x4UL << TIM_CCMR2_OC4M_Pos) /*!< 0x4000 */ #define TIM_CCMR2_OC4CE_Pos (15U) #define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos) /*!< 0x00008000 */ #define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk /*!<Output Compare 4 Clear Enable */ /*----------------------------------------------------------------------------*/ #define TIM_CCMR2_IC3PSC_Pos (2U) #define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0000000C */ #define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */ #define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0004 */ #define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos) /*!< 0x0008 */ #define TIM_CCMR2_IC3F_Pos (4U) #define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos) /*!< 0x000000F0 */ #define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk /*!<IC3F[3:0] bits (Input Capture 3 Filter) */ #define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0010 */ #define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0020 */ #define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0040 */ #define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos) /*!< 0x0080 */ #define TIM_CCMR2_IC4PSC_Pos (10U) #define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x00000C00 */ #define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */ #define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0400 */ #define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos) /*!< 0x0800 */ #define TIM_CCMR2_IC4F_Pos (12U) #define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos) /*!< 0x0000F000 */ #define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk /*!<IC4F[3:0] bits (Input Capture 4 Filter) */ #define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos) /*!< 0x1000 */ #define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos) /*!< 0x2000 */ #define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos) /*!< 0x4000 */ #define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos) /*!< 0x8000 */ /******************* Bit definition for TIM_CCER register *******************/ #define TIM_CCER_CC1E_Pos (0U) #define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos) /*!< 0x00000001 */ #define TIM_CCER_CC1E TIM_CCER_CC1E_Msk /*!<Capture/Compare 1 output enable */ #define TIM_CCER_CC1P_Pos (1U) #define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos) /*!< 0x00000002 */ #define TIM_CCER_CC1P TIM_CCER_CC1P_Msk /*!<Capture/Compare 1 output Polarity */ #define TIM_CCER_CC1NE_Pos (2U) #define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos) /*!< 0x00000004 */ #define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk /*!<Capture/Compare 1 Complementary output enable */ #define TIM_CCER_CC1NP_Pos (3U) #define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos) /*!< 0x00000008 */ #define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk /*!<Capture/Compare 1 Complementary output Polarity */ #define TIM_CCER_CC2E_Pos (4U) #define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos) /*!< 0x00000010 */ #define TIM_CCER_CC2E TIM_CCER_CC2E_Msk /*!<Capture/Compare 2 output enable */ #define TIM_CCER_CC2P_Pos (5U) #define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos) /*!< 0x00000020 */ #define TIM_CCER_CC2P TIM_CCER_CC2P_Msk /*!<Capture/Compare 2 output Polarity */ #define TIM_CCER_CC2NE_Pos (6U) #define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos) /*!< 0x00000040 */ #define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk /*!<Capture/Compare 2 Complementary output enable */ #define TIM_CCER_CC2NP_Pos (7U) #define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos) /*!< 0x00000080 */ #define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk /*!<Capture/Compare 2 Complementary output Polarity */ #define TIM_CCER_CC3E_Pos (8U) #define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos) /*!< 0x00000100 */ #define TIM_CCER_CC3E TIM_CCER_CC3E_Msk /*!<Capture/Compare 3 output enable */ #define TIM_CCER_CC3P_Pos (9U) #define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos) /*!< 0x00000200 */ #define TIM_CCER_CC3P TIM_CCER_CC3P_Msk /*!<Capture/Compare 3 output Polarity */ #define TIM_CCER_CC3NE_Pos (10U) #define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos) /*!< 0x00000400 */ #define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk /*!<Capture/Compare 3 Complementary output enable */ #define TIM_CCER_CC3NP_Pos (11U) #define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos) /*!< 0x00000800 */ #define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk /*!<Capture/Compare 3 Complementary output Polarity */ #define TIM_CCER_CC4E_Pos (12U) #define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos) /*!< 0x00001000 */ #define TIM_CCER_CC4E TIM_CCER_CC4E_Msk /*!<Capture/Compare 4 output enable */ #define TIM_CCER_CC4P_Pos (13U) #define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos) /*!< 0x00002000 */ #define TIM_CCER_CC4P TIM_CCER_CC4P_Msk /*!<Capture/Compare 4 output Polarity */ #define TIM_CCER_CC4NP_Pos (15U) #define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos) /*!< 0x00008000 */ #define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk /*!<Capture/Compare 4 Complementary output Polarity */ /******************* Bit definition for TIM_CNT register ********************/ #define TIM_CNT_CNT_Pos (0U) #define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos) /*!< 0xFFFFFFFF */ #define TIM_CNT_CNT TIM_CNT_CNT_Msk /*!<Counter Value */ /******************* Bit definition for TIM_PSC register ********************/ #define TIM_PSC_PSC_Pos (0U) #define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos) /*!< 0x0000FFFF */ #define TIM_PSC_PSC TIM_PSC_PSC_Msk /*!<Prescaler Value */ /******************* Bit definition for TIM_ARR register ********************/ #define TIM_ARR_ARR_Pos (0U) #define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos) /*!< 0xFFFFFFFF */ #define TIM_ARR_ARR TIM_ARR_ARR_Msk /*!<actual auto-reload Value */ /******************* Bit definition for TIM_RCR register ********************/ #define TIM_RCR_REP_Pos (0U) #define TIM_RCR_REP_Msk (0xFFUL << TIM_RCR_REP_Pos) /*!< 0x000000FF */ #define TIM_RCR_REP TIM_RCR_REP_Msk /*!<Repetition Counter Value */ /******************* Bit definition for TIM_CCR1 register *******************/ #define TIM_CCR1_CCR1_Pos (0U) #define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos) /*!< 0x0000FFFF */ #define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk /*!<Capture/Compare 1 Value */ /******************* Bit definition for TIM_CCR2 register *******************/ #define TIM_CCR2_CCR2_Pos (0U) #define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos) /*!< 0x0000FFFF */ #define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk /*!<Capture/Compare 2 Value */ /******************* Bit definition for TIM_CCR3 register *******************/ #define TIM_CCR3_CCR3_Pos (0U) #define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos) /*!< 0x0000FFFF */ #define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk /*!<Capture/Compare 3 Value */ /******************* Bit definition for TIM_CCR4 register *******************/ #define TIM_CCR4_CCR4_Pos (0U) #define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos) /*!< 0x0000FFFF */ #define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk /*!<Capture/Compare 4 Value */ /******************* Bit definition for TIM_BDTR register *******************/ #define TIM_BDTR_DTG_Pos (0U) #define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos) /*!< 0x000000FF */ #define TIM_BDTR_DTG TIM_BDTR_DTG_Msk /*!<DTG[0:7] bits (Dead-Time Generator set-up) */ #define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos) /*!< 0x0001 */ #define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos) /*!< 0x0002 */ #define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos) /*!< 0x0004 */ #define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos) /*!< 0x0008 */ #define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos) /*!< 0x0010 */ #define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos) /*!< 0x0020 */ #define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos) /*!< 0x0040 */ #define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos) /*!< 0x0080 */ #define TIM_BDTR_LOCK_Pos (8U) #define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos) /*!< 0x00000300 */ #define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk /*!<LOCK[1:0] bits (Lock Configuration) */ #define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos) /*!< 0x0100 */ #define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos) /*!< 0x0200 */ #define TIM_BDTR_OSSI_Pos (10U) #define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos) /*!< 0x00000400 */ #define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk /*!<Off-State Selection for Idle mode */ #define TIM_BDTR_OSSR_Pos (11U) #define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos) /*!< 0x00000800 */ #define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk /*!<Off-State Selection for Run mode */ #define TIM_BDTR_BKE_Pos (12U) #define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos) /*!< 0x00001000 */ #define TIM_BDTR_BKE TIM_BDTR_BKE_Msk /*!<Break enable */ #define TIM_BDTR_BKP_Pos (13U) #define TIM_BDTR_BKP_Msk (0x1UL << TIM_BDTR_BKP_Pos) /*!< 0x00002000 */ #define TIM_BDTR_BKP TIM_BDTR_BKP_Msk /*!<Break Polarity */ #define TIM_BDTR_AOE_Pos (14U) #define TIM_BDTR_AOE_Msk (0x1UL << TIM_BDTR_AOE_Pos) /*!< 0x00004000 */ #define TIM_BDTR_AOE TIM_BDTR_AOE_Msk /*!<Automatic Output enable */ #define TIM_BDTR_MOE_Pos (15U) #define TIM_BDTR_MOE_Msk (0x1UL << TIM_BDTR_MOE_Pos) /*!< 0x00008000 */ #define TIM_BDTR_MOE TIM_BDTR_MOE_Msk /*!<Main Output enable */ /******************* Bit definition for TIM_DCR register ********************/ #define TIM_DCR_DBA_Pos (0U) #define TIM_DCR_DBA_Msk (0x1FUL << TIM_DCR_DBA_Pos) /*!< 0x0000001F */ #define TIM_DCR_DBA TIM_DCR_DBA_Msk /*!<DBA[4:0] bits (DMA Base Address) */ #define TIM_DCR_DBA_0 (0x01UL << TIM_DCR_DBA_Pos) /*!< 0x0001 */ #define TIM_DCR_DBA_1 (0x02UL << TIM_DCR_DBA_Pos) /*!< 0x0002 */ #define TIM_DCR_DBA_2 (0x04UL << TIM_DCR_DBA_Pos) /*!< 0x0004 */ #define TIM_DCR_DBA_3 (0x08UL << TIM_DCR_DBA_Pos) /*!< 0x0008 */ #define TIM_DCR_DBA_4 (0x10UL << TIM_DCR_DBA_Pos) /*!< 0x0010 */ #define TIM_DCR_DBL_Pos (8U) #define TIM_DCR_DBL_Msk (0x1FUL << TIM_DCR_DBL_Pos) /*!< 0x00001F00 */ #define TIM_DCR_DBL TIM_DCR_DBL_Msk /*!<DBL[4:0] bits (DMA Burst Length) */ #define TIM_DCR_DBL_0 (0x01UL << TIM_DCR_DBL_Pos) /*!< 0x0100 */ #define TIM_DCR_DBL_1 (0x02UL << TIM_DCR_DBL_Pos) /*!< 0x0200 */ #define TIM_DCR_DBL_2 (0x04UL << TIM_DCR_DBL_Pos) /*!< 0x0400 */ #define TIM_DCR_DBL_3 (0x08UL << TIM_DCR_DBL_Pos) /*!< 0x0800 */ #define TIM_DCR_DBL_4 (0x10UL << TIM_DCR_DBL_Pos) /*!< 0x1000 */ /******************* Bit definition for TIM_DMAR register *******************/ #define TIM_DMAR_DMAB_Pos (0U) #define TIM_DMAR_DMAB_Msk (0xFFFFUL << TIM_DMAR_DMAB_Pos) /*!< 0x0000FFFF */ #define TIM_DMAR_DMAB TIM_DMAR_DMAB_Msk /*!<DMA register for burst accesses */ /******************* Bit definition for TIM_OR register *********************/ #define TIM_OR_TI1_RMP_Pos (0U) #define TIM_OR_TI1_RMP_Msk (0x3UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000003 */ #define TIM_OR_TI1_RMP TIM_OR_TI1_RMP_Msk /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */ #define TIM_OR_TI1_RMP_0 (0x1UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000001 */ #define TIM_OR_TI1_RMP_1 (0x2UL << TIM_OR_TI1_RMP_Pos) /*!< 0x00000002 */ #define TIM_OR_TI4_RMP_Pos (6U) #define TIM_OR_TI4_RMP_Msk (0x3UL << TIM_OR_TI4_RMP_Pos) /*!< 0x000000C0 */ #define TIM_OR_TI4_RMP TIM_OR_TI4_RMP_Msk /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap) */ #define TIM_OR_TI4_RMP_0 (0x1UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0040 */ #define TIM_OR_TI4_RMP_1 (0x2UL << TIM_OR_TI4_RMP_Pos) /*!< 0x0080 */ #define TIM_OR_ITR1_RMP_Pos (10U) #define TIM_OR_ITR1_RMP_Msk (0x3UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x00000C00 */ #define TIM_OR_ITR1_RMP TIM_OR_ITR1_RMP_Msk /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */ #define TIM_OR_ITR1_RMP_0 (0x1UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0400 */ #define TIM_OR_ITR1_RMP_1 (0x2UL << TIM_OR_ITR1_RMP_Pos) /*!< 0x0800 */ /******************************************************************************/ /* */ /* Universal Synchronous Asynchronous Receiver Transmitter */ /* */ /******************************************************************************/ /******************* Bit definition for USART_SR register *******************/ #define USART_SR_PE_Pos (0U) #define USART_SR_PE_Msk (0x1UL << USART_SR_PE_Pos) /*!< 0x00000001 */ #define USART_SR_PE USART_SR_PE_Msk /*!<Parity Error */ #define USART_SR_FE_Pos (1U) #define USART_SR_FE_Msk (0x1UL << USART_SR_FE_Pos) /*!< 0x00000002 */ #define USART_SR_FE USART_SR_FE_Msk /*!<Framing Error */ #define USART_SR_NE_Pos (2U) #define USART_SR_NE_Msk (0x1UL << USART_SR_NE_Pos) /*!< 0x00000004 */ #define USART_SR_NE USART_SR_NE_Msk /*!<Noise Error Flag */ #define USART_SR_ORE_Pos (3U) #define USART_SR_ORE_Msk (0x1UL << USART_SR_ORE_Pos) /*!< 0x00000008 */ #define USART_SR_ORE USART_SR_ORE_Msk /*!<OverRun Error */ #define USART_SR_IDLE_Pos (4U) #define USART_SR_IDLE_Msk (0x1UL << USART_SR_IDLE_Pos) /*!< 0x00000010 */ #define USART_SR_IDLE USART_SR_IDLE_Msk /*!<IDLE line detected */ #define USART_SR_RXNE_Pos (5U) #define USART_SR_RXNE_Msk (0x1UL << USART_SR_RXNE_Pos) /*!< 0x00000020 */ #define USART_SR_RXNE USART_SR_RXNE_Msk /*!<Read Data Register Not Empty */ #define USART_SR_TC_Pos (6U) #define USART_SR_TC_Msk (0x1UL << USART_SR_TC_Pos) /*!< 0x00000040 */ #define USART_SR_TC USART_SR_TC_Msk /*!<Transmission Complete */ #define USART_SR_TXE_Pos (7U) #define USART_SR_TXE_Msk (0x1UL << USART_SR_TXE_Pos) /*!< 0x00000080 */ #define USART_SR_TXE USART_SR_TXE_Msk /*!<Transmit Data Register Empty */ #define USART_SR_LBD_Pos (8U) #define USART_SR_LBD_Msk (0x1UL << USART_SR_LBD_Pos) /*!< 0x00000100 */ #define USART_SR_LBD USART_SR_LBD_Msk /*!<LIN Break Detection Flag */ #define USART_SR_CTS_Pos (9U) #define USART_SR_CTS_Msk (0x1UL << USART_SR_CTS_Pos) /*!< 0x00000200 */ #define USART_SR_CTS USART_SR_CTS_Msk /*!<CTS Flag */ /******************* Bit definition for USART_DR register *******************/ #define USART_DR_DR_Pos (0U) #define USART_DR_DR_Msk (0x1FFUL << USART_DR_DR_Pos) /*!< 0x000001FF */ #define USART_DR_DR USART_DR_DR_Msk /*!<Data value */ /****************** Bit definition for USART_BRR register *******************/ #define USART_BRR_DIV_Fraction_Pos (0U) #define USART_BRR_DIV_Fraction_Msk (0xFUL << USART_BRR_DIV_Fraction_Pos) /*!< 0x0000000F */ #define USART_BRR_DIV_Fraction USART_BRR_DIV_Fraction_Msk /*!<Fraction of USARTDIV */ #define USART_BRR_DIV_Mantissa_Pos (4U) #define USART_BRR_DIV_Mantissa_Msk (0xFFFUL << USART_BRR_DIV_Mantissa_Pos) /*!< 0x0000FFF0 */ #define USART_BRR_DIV_Mantissa USART_BRR_DIV_Mantissa_Msk /*!<Mantissa of USARTDIV */ /****************** Bit definition for USART_CR1 register *******************/ #define USART_CR1_SBK_Pos (0U) #define USART_CR1_SBK_Msk (0x1UL << USART_CR1_SBK_Pos) /*!< 0x00000001 */ #define USART_CR1_SBK USART_CR1_SBK_Msk /*!<Send Break */ #define USART_CR1_RWU_Pos (1U) #define USART_CR1_RWU_Msk (0x1UL << USART_CR1_RWU_Pos) /*!< 0x00000002 */ #define USART_CR1_RWU USART_CR1_RWU_Msk /*!<Receiver wakeup */ #define USART_CR1_RE_Pos (2U) #define USART_CR1_RE_Msk (0x1UL << USART_CR1_RE_Pos) /*!< 0x00000004 */ #define USART_CR1_RE USART_CR1_RE_Msk /*!<Receiver Enable */ #define USART_CR1_TE_Pos (3U) #define USART_CR1_TE_Msk (0x1UL << USART_CR1_TE_Pos) /*!< 0x00000008 */ #define USART_CR1_TE USART_CR1_TE_Msk /*!<Transmitter Enable */ #define USART_CR1_IDLEIE_Pos (4U) #define USART_CR1_IDLEIE_Msk (0x1UL << USART_CR1_IDLEIE_Pos) /*!< 0x00000010 */ #define USART_CR1_IDLEIE USART_CR1_IDLEIE_Msk /*!<IDLE Interrupt Enable */ #define USART_CR1_RXNEIE_Pos (5U) #define USART_CR1_RXNEIE_Msk (0x1UL << USART_CR1_RXNEIE_Pos) /*!< 0x00000020 */ #define USART_CR1_RXNEIE USART_CR1_RXNEIE_Msk /*!<RXNE Interrupt Enable */ #define USART_CR1_TCIE_Pos (6U) #define USART_CR1_TCIE_Msk (0x1UL << USART_CR1_TCIE_Pos) /*!< 0x00000040 */ #define USART_CR1_TCIE USART_CR1_TCIE_Msk /*!<Transmission Complete Interrupt Enable */ #define USART_CR1_TXEIE_Pos (7U) #define USART_CR1_TXEIE_Msk (0x1UL << USART_CR1_TXEIE_Pos) /*!< 0x00000080 */ #define USART_CR1_TXEIE USART_CR1_TXEIE_Msk /*!<TXE Interrupt Enable */ #define USART_CR1_PEIE_Pos (8U) #define USART_CR1_PEIE_Msk (0x1UL << USART_CR1_PEIE_Pos) /*!< 0x00000100 */ #define USART_CR1_PEIE USART_CR1_PEIE_Msk /*!<PE Interrupt Enable */ #define USART_CR1_PS_Pos (9U) #define USART_CR1_PS_Msk (0x1UL << USART_CR1_PS_Pos) /*!< 0x00000200 */ #define USART_CR1_PS USART_CR1_PS_Msk /*!<Parity Selection */ #define USART_CR1_PCE_Pos (10U) #define USART_CR1_PCE_Msk (0x1UL << USART_CR1_PCE_Pos) /*!< 0x00000400 */ #define USART_CR1_PCE USART_CR1_PCE_Msk /*!<Parity Control Enable */ #define USART_CR1_WAKE_Pos (11U) #define USART_CR1_WAKE_Msk (0x1UL << USART_CR1_WAKE_Pos) /*!< 0x00000800 */ #define USART_CR1_WAKE USART_CR1_WAKE_Msk /*!<Wakeup method */ #define USART_CR1_M_Pos (12U) #define USART_CR1_M_Msk (0x1UL << USART_CR1_M_Pos) /*!< 0x00001000 */ #define USART_CR1_M USART_CR1_M_Msk /*!<Word length */ #define USART_CR1_UE_Pos (13U) #define USART_CR1_UE_Msk (0x1UL << USART_CR1_UE_Pos) /*!< 0x00002000 */ #define USART_CR1_UE USART_CR1_UE_Msk /*!<USART Enable */ #define USART_CR1_OVER8_Pos (15U) #define USART_CR1_OVER8_Msk (0x1UL << USART_CR1_OVER8_Pos) /*!< 0x00008000 */ #define USART_CR1_OVER8 USART_CR1_OVER8_Msk /*!<USART Oversampling by 8 enable */ /****************** Bit definition for USART_CR2 register *******************/ #define USART_CR2_ADD_Pos (0U) #define USART_CR2_ADD_Msk (0xFUL << USART_CR2_ADD_Pos) /*!< 0x0000000F */ #define USART_CR2_ADD USART_CR2_ADD_Msk /*!<Address of the USART node */ #define USART_CR2_LBDL_Pos (5U) #define USART_CR2_LBDL_Msk (0x1UL << USART_CR2_LBDL_Pos) /*!< 0x00000020 */ #define USART_CR2_LBDL USART_CR2_LBDL_Msk /*!<LIN Break Detection Length */ #define USART_CR2_LBDIE_Pos (6U) #define USART_CR2_LBDIE_Msk (0x1UL << USART_CR2_LBDIE_Pos) /*!< 0x00000040 */ #define USART_CR2_LBDIE USART_CR2_LBDIE_Msk /*!<LIN Break Detection Interrupt Enable */ #define USART_CR2_LBCL_Pos (8U) #define USART_CR2_LBCL_Msk (0x1UL << USART_CR2_LBCL_Pos) /*!< 0x00000100 */ #define USART_CR2_LBCL USART_CR2_LBCL_Msk /*!<Last Bit Clock pulse */ #define USART_CR2_CPHA_Pos (9U) #define USART_CR2_CPHA_Msk (0x1UL << USART_CR2_CPHA_Pos) /*!< 0x00000200 */ #define USART_CR2_CPHA USART_CR2_CPHA_Msk /*!<Clock Phase */ #define USART_CR2_CPOL_Pos (10U) #define USART_CR2_CPOL_Msk (0x1UL << USART_CR2_CPOL_Pos) /*!< 0x00000400 */ #define USART_CR2_CPOL USART_CR2_CPOL_Msk /*!<Clock Polarity */ #define USART_CR2_CLKEN_Pos (11U) #define USART_CR2_CLKEN_Msk (0x1UL << USART_CR2_CLKEN_Pos) /*!< 0x00000800 */ #define USART_CR2_CLKEN USART_CR2_CLKEN_Msk /*!<Clock Enable */ #define USART_CR2_STOP_Pos (12U) #define USART_CR2_STOP_Msk (0x3UL << USART_CR2_STOP_Pos) /*!< 0x00003000 */ #define USART_CR2_STOP USART_CR2_STOP_Msk /*!<STOP[1:0] bits (STOP bits) */ #define USART_CR2_STOP_0 (0x1UL << USART_CR2_STOP_Pos) /*!< 0x1000 */ #define USART_CR2_STOP_1 (0x2UL << USART_CR2_STOP_Pos) /*!< 0x2000 */ #define USART_CR2_LINEN_Pos (14U) #define USART_CR2_LINEN_Msk (0x1UL << USART_CR2_LINEN_Pos) /*!< 0x00004000 */ #define USART_CR2_LINEN USART_CR2_LINEN_Msk /*!<LIN mode enable */ /****************** Bit definition for USART_CR3 register *******************/ #define USART_CR3_EIE_Pos (0U) #define USART_CR3_EIE_Msk (0x1UL << USART_CR3_EIE_Pos) /*!< 0x00000001 */ #define USART_CR3_EIE USART_CR3_EIE_Msk /*!<Error Interrupt Enable */ #define USART_CR3_IREN_Pos (1U) #define USART_CR3_IREN_Msk (0x1UL << USART_CR3_IREN_Pos) /*!< 0x00000002 */ #define USART_CR3_IREN USART_CR3_IREN_Msk /*!<IrDA mode Enable */ #define USART_CR3_IRLP_Pos (2U) #define USART_CR3_IRLP_Msk (0x1UL << USART_CR3_IRLP_Pos) /*!< 0x00000004 */ #define USART_CR3_IRLP USART_CR3_IRLP_Msk /*!<IrDA Low-Power */ #define USART_CR3_HDSEL_Pos (3U) #define USART_CR3_HDSEL_Msk (0x1UL << USART_CR3_HDSEL_Pos) /*!< 0x00000008 */ #define USART_CR3_HDSEL USART_CR3_HDSEL_Msk /*!<Half-Duplex Selection */ #define USART_CR3_NACK_Pos (4U) #define USART_CR3_NACK_Msk (0x1UL << USART_CR3_NACK_Pos) /*!< 0x00000010 */ #define USART_CR3_NACK USART_CR3_NACK_Msk /*!<Smartcard NACK enable */ #define USART_CR3_SCEN_Pos (5U) #define USART_CR3_SCEN_Msk (0x1UL << USART_CR3_SCEN_Pos) /*!< 0x00000020 */ #define USART_CR3_SCEN USART_CR3_SCEN_Msk /*!<Smartcard mode enable */ #define USART_CR3_DMAR_Pos (6U) #define USART_CR3_DMAR_Msk (0x1UL << USART_CR3_DMAR_Pos) /*!< 0x00000040 */ #define USART_CR3_DMAR USART_CR3_DMAR_Msk /*!<DMA Enable Receiver */ #define USART_CR3_DMAT_Pos (7U) #define USART_CR3_DMAT_Msk (0x1UL << USART_CR3_DMAT_Pos) /*!< 0x00000080 */ #define USART_CR3_DMAT USART_CR3_DMAT_Msk /*!<DMA Enable Transmitter */ #define USART_CR3_RTSE_Pos (8U) #define USART_CR3_RTSE_Msk (0x1UL << USART_CR3_RTSE_Pos) /*!< 0x00000100 */ #define USART_CR3_RTSE USART_CR3_RTSE_Msk /*!<RTS Enable */ #define USART_CR3_CTSE_Pos (9U) #define USART_CR3_CTSE_Msk (0x1UL << USART_CR3_CTSE_Pos) /*!< 0x00000200 */ #define USART_CR3_CTSE USART_CR3_CTSE_Msk /*!<CTS Enable */ #define USART_CR3_CTSIE_Pos (10U) #define USART_CR3_CTSIE_Msk (0x1UL << USART_CR3_CTSIE_Pos) /*!< 0x00000400 */ #define USART_CR3_CTSIE USART_CR3_CTSIE_Msk /*!<CTS Interrupt Enable */ #define USART_CR3_ONEBIT_Pos (11U) #define USART_CR3_ONEBIT_Msk (0x1UL << USART_CR3_ONEBIT_Pos) /*!< 0x00000800 */ #define USART_CR3_ONEBIT USART_CR3_ONEBIT_Msk /*!<USART One bit method enable */ /****************** Bit definition for USART_GTPR register ******************/ #define USART_GTPR_PSC_Pos (0U) #define USART_GTPR_PSC_Msk (0xFFUL << USART_GTPR_PSC_Pos) /*!< 0x000000FF */ #define USART_GTPR_PSC USART_GTPR_PSC_Msk /*!<PSC[7:0] bits (Prescaler value) */ #define USART_GTPR_PSC_0 (0x01UL << USART_GTPR_PSC_Pos) /*!< 0x0001 */ #define USART_GTPR_PSC_1 (0x02UL << USART_GTPR_PSC_Pos) /*!< 0x0002 */ #define USART_GTPR_PSC_2 (0x04UL << USART_GTPR_PSC_Pos) /*!< 0x0004 */ #define USART_GTPR_PSC_3 (0x08UL << USART_GTPR_PSC_Pos) /*!< 0x0008 */ #define USART_GTPR_PSC_4 (0x10UL << USART_GTPR_PSC_Pos) /*!< 0x0010 */ #define USART_GTPR_PSC_5 (0x20UL << USART_GTPR_PSC_Pos) /*!< 0x0020 */ #define USART_GTPR_PSC_6 (0x40UL << USART_GTPR_PSC_Pos) /*!< 0x0040 */ #define USART_GTPR_PSC_7 (0x80UL << USART_GTPR_PSC_Pos) /*!< 0x0080 */ #define USART_GTPR_GT_Pos (8U) #define USART_GTPR_GT_Msk (0xFFUL << USART_GTPR_GT_Pos) /*!< 0x0000FF00 */ #define USART_GTPR_GT USART_GTPR_GT_Msk /*!<Guard time value */ /******************************************************************************/ /* */ /* Window WATCHDOG */ /* */ /******************************************************************************/ /******************* Bit definition for WWDG_CR register ********************/ #define WWDG_CR_T_Pos (0U) #define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos) /*!< 0x0000007F */ #define WWDG_CR_T WWDG_CR_T_Msk /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */ #define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos) /*!< 0x01 */ #define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos) /*!< 0x02 */ #define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos) /*!< 0x04 */ #define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos) /*!< 0x08 */ #define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos) /*!< 0x10 */ #define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos) /*!< 0x20 */ #define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos) /*!< 0x40 */ /* Legacy defines */ #define WWDG_CR_T0 WWDG_CR_T_0 #define WWDG_CR_T1 WWDG_CR_T_1 #define WWDG_CR_T2 WWDG_CR_T_2 #define WWDG_CR_T3 WWDG_CR_T_3 #define WWDG_CR_T4 WWDG_CR_T_4 #define WWDG_CR_T5 WWDG_CR_T_5 #define WWDG_CR_T6 WWDG_CR_T_6 #define WWDG_CR_WDGA_Pos (7U) #define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos) /*!< 0x00000080 */ #define WWDG_CR_WDGA WWDG_CR_WDGA_Msk /*!<Activation bit */ /******************* Bit definition for WWDG_CFR register *******************/ #define WWDG_CFR_W_Pos (0U) #define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos) /*!< 0x0000007F */ #define WWDG_CFR_W WWDG_CFR_W_Msk /*!<W[6:0] bits (7-bit window value) */ #define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos) /*!< 0x0001 */ #define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos) /*!< 0x0002 */ #define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos) /*!< 0x0004 */ #define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos) /*!< 0x0008 */ #define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos) /*!< 0x0010 */ #define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos) /*!< 0x0020 */ #define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos) /*!< 0x0040 */ /* Legacy defines */ #define WWDG_CFR_W0 WWDG_CFR_W_0 #define WWDG_CFR_W1 WWDG_CFR_W_1 #define WWDG_CFR_W2 WWDG_CFR_W_2 #define WWDG_CFR_W3 WWDG_CFR_W_3 #define WWDG_CFR_W4 WWDG_CFR_W_4 #define WWDG_CFR_W5 WWDG_CFR_W_5 #define WWDG_CFR_W6 WWDG_CFR_W_6 #define WWDG_CFR_WDGTB_Pos (7U) #define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos) /*!< 0x00000180 */ #define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk /*!<WDGTB[1:0] bits (Timer Base) */ #define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0080 */ #define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos) /*!< 0x0100 */ /* Legacy defines */ #define WWDG_CFR_WDGTB0 WWDG_CFR_WDGTB_0 #define WWDG_CFR_WDGTB1 WWDG_CFR_WDGTB_1 #define WWDG_CFR_EWI_Pos (9U) #define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos) /*!< 0x00000200 */ #define WWDG_CFR_EWI WWDG_CFR_EWI_Msk /*!<Early Wakeup Interrupt */ /******************* Bit definition for WWDG_SR register ********************/ #define WWDG_SR_EWIF_Pos (0U) #define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos) /*!< 0x00000001 */ #define WWDG_SR_EWIF WWDG_SR_EWIF_Msk /*!<Early Wakeup Interrupt Flag */ /******************************************************************************/ /* */ /* DBG */ /* */ /******************************************************************************/ /******************** Bit definition for DBGMCU_IDCODE register *************/ #define DBGMCU_IDCODE_DEV_ID_Pos (0U) #define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */ #define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk #define DBGMCU_IDCODE_REV_ID_Pos (16U) #define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */ #define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk /******************** Bit definition for DBGMCU_CR register *****************/ #define DBGMCU_CR_DBG_SLEEP_Pos (0U) #define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */ #define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk #define DBGMCU_CR_DBG_STOP_Pos (1U) #define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */ #define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk #define DBGMCU_CR_DBG_STANDBY_Pos (2U) #define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */ #define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk #define DBGMCU_CR_TRACE_IOEN_Pos (5U) #define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */ #define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk #define DBGMCU_CR_TRACE_MODE_Pos (6U) #define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */ #define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk #define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */ #define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */ /******************** Bit definition for DBGMCU_APB1_FZ register ************/ #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U) #define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */ #define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U) #define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */ #define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U) #define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */ #define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U) #define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */ #define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U) #define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) /*!< 0x00000010 */ #define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U) #define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos) /*!< 0x00000020 */ #define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U) #define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos) /*!< 0x00000040 */ #define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U) #define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos) /*!< 0x00000080 */ #define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U) #define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos) /*!< 0x00000100 */ #define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U) #define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */ #define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U) #define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */ #define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U) #define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */ #define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U) #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */ #define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U) #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */ #define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U) #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */ #define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U) #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) /*!< 0x01000000 */ #define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U) #define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) /*!< 0x02000000 */ #define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U) #define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) /*!< 0x04000000 */ #define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk /* Old IWDGSTOP bit definition, maintained for legacy purpose */ #define DBGMCU_APB1_FZ_DBG_IWDEG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP /******************** Bit definition for DBGMCU_APB2_FZ register ************/ #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U) #define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */ #define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U) #define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos) /*!< 0x00000002 */ #define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U) #define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */ #define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U) #define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */ #define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U) #define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */ #define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk /******************************************************************************/ /* */ /* USB_OTG */ /* */ /******************************************************************************/ /******************** Bit definition for USB_OTG_GOTGCTL register ***********/ #define USB_OTG_GOTGCTL_SRQSCS_Pos (0U) #define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */ #define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk /*!< Session request success */ #define USB_OTG_GOTGCTL_SRQ_Pos (1U) #define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */ #define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk /*!< Session request */ #define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U) #define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos) /*!< 0x00000004 */ #define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk /*!< VBUS valid override enable */ #define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U) #define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos) /*!< 0x00000008 */ #define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk /*!< VBUS valid override value */ #define USB_OTG_GOTGCTL_AVALOEN_Pos (4U) #define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos) /*!< 0x00000010 */ #define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk /*!< A-peripheral session valid override enable */ #define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U) #define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos) /*!< 0x00000020 */ #define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk /*!< A-peripheral session valid override value */ #define USB_OTG_GOTGCTL_BVALOEN_Pos (6U) #define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos) /*!< 0x00000040 */ #define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk /*!< B-peripheral session valid override enable */ #define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U) #define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos) /*!< 0x00000080 */ #define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk /*!< B-peripheral session valid override value */ #define USB_OTG_GOTGCTL_HNGSCS_Pos (8U) #define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */ #define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk /*!< Host set HNP enable */ #define USB_OTG_GOTGCTL_HNPRQ_Pos (9U) #define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */ #define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk /*!< HNP request */ #define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U) #define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */ #define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk /*!< Host set HNP enable */ #define USB_OTG_GOTGCTL_DHNPEN_Pos (11U) #define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */ #define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk /*!< Device HNP enabled */ #define USB_OTG_GOTGCTL_EHEN_Pos (12U) #define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos) /*!< 0x00001000 */ #define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk /*!< Embedded host enable */ #define USB_OTG_GOTGCTL_CIDSTS_Pos (16U) #define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */ #define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk /*!< Connector ID status */ #define USB_OTG_GOTGCTL_DBCT_Pos (17U) #define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */ #define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk /*!< Long/short debounce time */ #define USB_OTG_GOTGCTL_ASVLD_Pos (18U) #define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */ #define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk /*!< A-session valid */ #define USB_OTG_GOTGCTL_BSESVLD_Pos (19U) #define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos) /*!< 0x00080000 */ #define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk /*!< B-session valid */ #define USB_OTG_GOTGCTL_OTGVER_Pos (20U) #define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos) /*!< 0x00100000 */ #define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk /*!< OTG version */ /******************** Bit definition forUSB_OTG_HCFG register ********************/ #define USB_OTG_HCFG_FSLSPCS_Pos (0U) #define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */ #define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk /*!< FS/LS PHY clock select */ #define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */ #define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */ #define USB_OTG_HCFG_FSLSS_Pos (2U) #define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */ #define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk /*!< FS- and LS-only support */ /******************** Bit definition for USB_OTG_DCFG register ********************/ #define USB_OTG_DCFG_DSPD_Pos (0U) #define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */ #define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk /*!< Device speed */ #define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */ #define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */ #define USB_OTG_DCFG_NZLSOHSK_Pos (2U) #define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */ #define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk /*!< Nonzero-length status OUT handshake */ #define USB_OTG_DCFG_DAD_Pos (4U) #define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */ #define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk /*!< Device address */ #define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */ #define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */ #define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */ #define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */ #define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */ #define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */ #define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */ #define USB_OTG_DCFG_PFIVL_Pos (11U) #define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */ #define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk /*!< Periodic (micro)frame interval */ #define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */ #define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */ #define USB_OTG_DCFG_XCVRDLY_Pos (14U) #define USB_OTG_DCFG_XCVRDLY_Msk (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) /*!< 0x00004000 */ #define USB_OTG_DCFG_XCVRDLY USB_OTG_DCFG_XCVRDLY_Msk /*!< Transceiver delay */ #define USB_OTG_DCFG_ERRATIM_Pos (15U) #define USB_OTG_DCFG_ERRATIM_Msk (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) /*!< 0x00008000 */ #define USB_OTG_DCFG_ERRATIM USB_OTG_DCFG_ERRATIM_Msk /*!< Erratic error interrupt mask */ #define USB_OTG_DCFG_PERSCHIVL_Pos (24U) #define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */ #define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk /*!< Periodic scheduling interval */ #define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */ #define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */ /******************** Bit definition for USB_OTG_PCGCR register ********************/ #define USB_OTG_PCGCR_STPPCLK_Pos (0U) #define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */ #define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk /*!< Stop PHY clock */ #define USB_OTG_PCGCR_GATEHCLK_Pos (1U) #define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */ #define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk /*!< Gate HCLK */ #define USB_OTG_PCGCR_PHYSUSP_Pos (4U) #define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */ #define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk /*!< PHY suspended */ /******************** Bit definition for USB_OTG_GOTGINT register ********************/ #define USB_OTG_GOTGINT_SEDET_Pos (2U) #define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */ #define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk /*!< Session end detected */ #define USB_OTG_GOTGINT_SRSSCHG_Pos (8U) #define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */ #define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk /*!< Session request success status change */ #define USB_OTG_GOTGINT_HNSSCHG_Pos (9U) #define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */ #define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk /*!< Host negotiation success status change */ #define USB_OTG_GOTGINT_HNGDET_Pos (17U) #define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */ #define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk /*!< Host negotiation detected */ #define USB_OTG_GOTGINT_ADTOCHG_Pos (18U) #define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */ #define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk /*!< A-device timeout change */ #define USB_OTG_GOTGINT_DBCDNE_Pos (19U) #define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */ #define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk /*!< Debounce done */ #define USB_OTG_GOTGINT_IDCHNG_Pos (20U) #define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos) /*!< 0x00100000 */ #define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk /*!< Change in ID pin input value */ /******************** Bit definition for USB_OTG_DCTL register ********************/ #define USB_OTG_DCTL_RWUSIG_Pos (0U) #define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */ #define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk /*!< Remote wakeup signaling */ #define USB_OTG_DCTL_SDIS_Pos (1U) #define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */ #define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk /*!< Soft disconnect */ #define USB_OTG_DCTL_GINSTS_Pos (2U) #define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */ #define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk /*!< Global IN NAK status */ #define USB_OTG_DCTL_GONSTS_Pos (3U) #define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */ #define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk /*!< Global OUT NAK status */ #define USB_OTG_DCTL_TCTL_Pos (4U) #define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */ #define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk /*!< Test control */ #define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */ #define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */ #define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */ #define USB_OTG_DCTL_SGINAK_Pos (7U) #define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */ #define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk /*!< Set global IN NAK */ #define USB_OTG_DCTL_CGINAK_Pos (8U) #define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */ #define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk /*!< Clear global IN NAK */ #define USB_OTG_DCTL_SGONAK_Pos (9U) #define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */ #define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk /*!< Set global OUT NAK */ #define USB_OTG_DCTL_CGONAK_Pos (10U) #define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */ #define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk /*!< Clear global OUT NAK */ #define USB_OTG_DCTL_POPRGDNE_Pos (11U) #define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */ #define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk /*!< Power-on programming done */ /******************** Bit definition for USB_OTG_HFIR register ********************/ #define USB_OTG_HFIR_FRIVL_Pos (0U) #define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk /*!< Frame interval */ /******************** Bit definition for USB_OTG_HFNUM register ********************/ #define USB_OTG_HFNUM_FRNUM_Pos (0U) #define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk /*!< Frame number */ #define USB_OTG_HFNUM_FTREM_Pos (16U) #define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk /*!< Frame time remaining */ /******************** Bit definition for USB_OTG_DSTS register ********************/ #define USB_OTG_DSTS_SUSPSTS_Pos (0U) #define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */ #define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk /*!< Suspend status */ #define USB_OTG_DSTS_ENUMSPD_Pos (1U) #define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */ #define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk /*!< Enumerated speed */ #define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */ #define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */ #define USB_OTG_DSTS_EERR_Pos (3U) #define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */ #define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk /*!< Erratic error */ #define USB_OTG_DSTS_FNSOF_Pos (8U) #define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */ #define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk /*!< Frame number of the received SOF */ /******************** Bit definition for USB_OTG_GAHBCFG register ********************/ #define USB_OTG_GAHBCFG_GINT_Pos (0U) #define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */ #define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk /*!< Global interrupt mask */ #define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U) #define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */ #define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk /*!< Burst length/type */ #define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */ #define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */ #define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */ #define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */ #define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */ #define USB_OTG_GAHBCFG_DMAEN_Pos (5U) #define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */ #define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk /*!< DMA enable */ #define USB_OTG_GAHBCFG_TXFELVL_Pos (7U) #define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */ #define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk /*!< TxFIFO empty level */ #define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U) #define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */ #define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk /*!< Periodic TxFIFO empty level */ /******************** Bit definition for USB_OTG_GUSBCFG register ********************/ #define USB_OTG_GUSBCFG_TOCAL_Pos (0U) #define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */ #define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk /*!< FS timeout calibration */ #define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */ #define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */ #define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */ #define USB_OTG_GUSBCFG_PHYSEL_Pos (6U) #define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */ #define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */ #define USB_OTG_GUSBCFG_SRPCAP_Pos (8U) #define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */ #define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk /*!< SRP-capable */ #define USB_OTG_GUSBCFG_HNPCAP_Pos (9U) #define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */ #define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk /*!< HNP-capable */ #define USB_OTG_GUSBCFG_TRDT_Pos (10U) #define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */ #define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk /*!< USB turnaround time */ #define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */ #define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */ #define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */ #define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */ #define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U) #define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */ #define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk /*!< PHY Low-power clock select */ #define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U) #define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */ #define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk /*!< ULPI FS/LS select */ #define USB_OTG_GUSBCFG_ULPIAR_Pos (18U) #define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */ #define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk /*!< ULPI Auto-resume */ #define USB_OTG_GUSBCFG_ULPICSM_Pos (19U) #define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */ #define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk /*!< ULPI Clock SuspendM */ #define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U) #define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */ #define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive */ #define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U) #define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */ #define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator */ #define USB_OTG_GUSBCFG_TSDPS_Pos (22U) #define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */ #define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk /*!< TermSel DLine pulsing selection */ #define USB_OTG_GUSBCFG_PCCI_Pos (23U) #define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */ #define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk /*!< Indicator complement */ #define USB_OTG_GUSBCFG_PTCI_Pos (24U) #define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */ #define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk /*!< Indicator pass through */ #define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U) #define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */ #define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk /*!< ULPI interface protect disable */ #define USB_OTG_GUSBCFG_FHMOD_Pos (29U) #define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */ #define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk /*!< Forced host mode */ #define USB_OTG_GUSBCFG_FDMOD_Pos (30U) #define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */ #define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk /*!< Forced peripheral mode */ #define USB_OTG_GUSBCFG_CTXPKT_Pos (31U) #define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */ #define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk /*!< Corrupt Tx packet */ /******************** Bit definition for USB_OTG_GRSTCTL register ********************/ #define USB_OTG_GRSTCTL_CSRST_Pos (0U) #define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */ #define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk /*!< Core soft reset */ #define USB_OTG_GRSTCTL_HSRST_Pos (1U) #define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */ #define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk /*!< HCLK soft reset */ #define USB_OTG_GRSTCTL_FCRST_Pos (2U) #define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */ #define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk /*!< Host frame counter reset */ #define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U) #define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */ #define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk /*!< RxFIFO flush */ #define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U) #define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */ #define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk /*!< TxFIFO flush */ #define USB_OTG_GRSTCTL_TXFNUM_Pos (6U) #define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */ #define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk /*!< TxFIFO number */ #define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */ #define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */ #define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */ #define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */ #define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */ #define USB_OTG_GRSTCTL_DMAREQ_Pos (30U) #define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */ #define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk /*!< DMA request signal */ #define USB_OTG_GRSTCTL_AHBIDL_Pos (31U) #define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */ #define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk /*!< AHB master idle */ /******************** Bit definition for USB_OTG_DIEPMSK register ********************/ #define USB_OTG_DIEPMSK_XFRCM_Pos (0U) #define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */ #define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */ #define USB_OTG_DIEPMSK_EPDM_Pos (1U) #define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */ #define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */ #define USB_OTG_DIEPMSK_TOM_Pos (3U) #define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */ #define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */ #define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U) #define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */ #define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ #define USB_OTG_DIEPMSK_INEPNMM_Pos (5U) #define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */ #define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ #define USB_OTG_DIEPMSK_INEPNEM_Pos (6U) #define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */ #define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ #define USB_OTG_DIEPMSK_TXFURM_Pos (8U) #define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */ #define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk /*!< FIFO underrun mask */ #define USB_OTG_DIEPMSK_BIM_Pos (9U) #define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos) /*!< 0x00000200 */ #define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk /*!< BNA interrupt mask */ /******************** Bit definition for USB_OTG_HPTXSTS register ********************/ #define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U) #define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk /*!< Periodic transmit data FIFO space available */ #define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U) #define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */ #define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk /*!< Periodic transmit request queue space available */ #define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */ #define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */ #define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */ #define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */ #define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */ #define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */ #define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */ #define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */ #define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U) #define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */ #define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk /*!< Top of the periodic transmit request queue */ #define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */ #define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */ /******************** Bit definition for USB_OTG_HAINT register ********************/ #define USB_OTG_HAINT_HAINT_Pos (0U) #define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk /*!< Channel interrupts */ /******************** Bit definition for USB_OTG_DOEPMSK register ********************/ #define USB_OTG_DOEPMSK_XFRCM_Pos (0U) #define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */ #define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk /*!< Transfer completed interrupt mask */ #define USB_OTG_DOEPMSK_EPDM_Pos (1U) #define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */ #define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk /*!< Endpoint disabled interrupt mask */ #define USB_OTG_DOEPMSK_AHBERRM_Pos (2U) #define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */ #define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk /*!< OUT transaction AHB Error interrupt mask */ #define USB_OTG_DOEPMSK_STUPM_Pos (3U) #define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */ #define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk /*!< SETUP phase done mask */ #define USB_OTG_DOEPMSK_OTEPDM_Pos (4U) #define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */ #define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk /*!< OUT token received when endpoint disabled mask */ #define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U) #define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */ #define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk /*!< Status Phase Received mask */ #define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U) #define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */ #define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk /*!< Back-to-back SETUP packets received mask */ #define USB_OTG_DOEPMSK_OPEM_Pos (8U) #define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */ #define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk /*!< OUT packet error mask */ #define USB_OTG_DOEPMSK_BOIM_Pos (9U) #define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */ #define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk /*!< BNA interrupt mask */ #define USB_OTG_DOEPMSK_BERRM_Pos (12U) #define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */ #define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk /*!< Babble error interrupt mask */ #define USB_OTG_DOEPMSK_NAKM_Pos (13U) #define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */ #define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk /*!< OUT Packet NAK interrupt mask */ #define USB_OTG_DOEPMSK_NYETM_Pos (14U) #define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */ #define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk /*!< NYET interrupt mask */ /******************** Bit definition for USB_OTG_GINTSTS register ********************/ #define USB_OTG_GINTSTS_CMOD_Pos (0U) #define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */ #define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk /*!< Current mode of operation */ #define USB_OTG_GINTSTS_MMIS_Pos (1U) #define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */ #define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk /*!< Mode mismatch interrupt */ #define USB_OTG_GINTSTS_OTGINT_Pos (2U) #define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */ #define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk /*!< OTG interrupt */ #define USB_OTG_GINTSTS_SOF_Pos (3U) #define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */ #define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk /*!< Start of frame */ #define USB_OTG_GINTSTS_RXFLVL_Pos (4U) #define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */ #define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk /*!< RxFIFO nonempty */ #define USB_OTG_GINTSTS_NPTXFE_Pos (5U) #define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */ #define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk /*!< Nonperiodic TxFIFO empty */ #define USB_OTG_GINTSTS_GINAKEFF_Pos (6U) #define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */ #define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk /*!< Global IN nonperiodic NAK effective */ #define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U) #define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */ #define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective */ #define USB_OTG_GINTSTS_ESUSP_Pos (10U) #define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */ #define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk /*!< Early suspend */ #define USB_OTG_GINTSTS_USBSUSP_Pos (11U) #define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */ #define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk /*!< USB suspend */ #define USB_OTG_GINTSTS_USBRST_Pos (12U) #define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */ #define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk /*!< USB reset */ #define USB_OTG_GINTSTS_ENUMDNE_Pos (13U) #define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */ #define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk /*!< Enumeration done */ #define USB_OTG_GINTSTS_ISOODRP_Pos (14U) #define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */ #define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk /*!< Isochronous OUT packet dropped interrupt */ #define USB_OTG_GINTSTS_EOPF_Pos (15U) #define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */ #define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk /*!< End of periodic frame interrupt */ #define USB_OTG_GINTSTS_IEPINT_Pos (18U) #define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */ #define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk /*!< IN endpoint interrupt */ #define USB_OTG_GINTSTS_OEPINT_Pos (19U) #define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */ #define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk /*!< OUT endpoint interrupt */ #define USB_OTG_GINTSTS_IISOIXFR_Pos (20U) #define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */ #define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk /*!< Incomplete isochronous IN transfer */ #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U) #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */ #define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer */ #define USB_OTG_GINTSTS_DATAFSUSP_Pos (22U) #define USB_OTG_GINTSTS_DATAFSUSP_Msk (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */ #define USB_OTG_GINTSTS_DATAFSUSP USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended */ #define USB_OTG_GINTSTS_RSTDET_Pos (23U) #define USB_OTG_GINTSTS_RSTDET_Msk (0x1UL << USB_OTG_GINTSTS_RSTDET_Pos) /*!< 0x00800000 */ #define USB_OTG_GINTSTS_RSTDET USB_OTG_GINTSTS_RSTDET_Msk /*!< Reset detected interrupt */ #define USB_OTG_GINTSTS_HPRTINT_Pos (24U) #define USB_OTG_GINTSTS_HPRTINT_Msk (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */ #define USB_OTG_GINTSTS_HPRTINT USB_OTG_GINTSTS_HPRTINT_Msk /*!< Host port interrupt */ #define USB_OTG_GINTSTS_HCINT_Pos (25U) #define USB_OTG_GINTSTS_HCINT_Msk (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */ #define USB_OTG_GINTSTS_HCINT USB_OTG_GINTSTS_HCINT_Msk /*!< Host channels interrupt */ #define USB_OTG_GINTSTS_PTXFE_Pos (26U) #define USB_OTG_GINTSTS_PTXFE_Msk (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */ #define USB_OTG_GINTSTS_PTXFE USB_OTG_GINTSTS_PTXFE_Msk /*!< Periodic TxFIFO empty */ #define USB_OTG_GINTSTS_LPMINT_Pos (27U) #define USB_OTG_GINTSTS_LPMINT_Msk (0x1UL << USB_OTG_GINTSTS_LPMINT_Pos) /*!< 0x08000000 */ #define USB_OTG_GINTSTS_LPMINT USB_OTG_GINTSTS_LPMINT_Msk /*!< LPM interrupt */ #define USB_OTG_GINTSTS_CIDSCHG_Pos (28U) #define USB_OTG_GINTSTS_CIDSCHG_Msk (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */ #define USB_OTG_GINTSTS_CIDSCHG USB_OTG_GINTSTS_CIDSCHG_Msk /*!< Connector ID status change */ #define USB_OTG_GINTSTS_DISCINT_Pos (29U) #define USB_OTG_GINTSTS_DISCINT_Msk (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */ #define USB_OTG_GINTSTS_DISCINT USB_OTG_GINTSTS_DISCINT_Msk /*!< Disconnect detected interrupt */ #define USB_OTG_GINTSTS_SRQINT_Pos (30U) #define USB_OTG_GINTSTS_SRQINT_Msk (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */ #define USB_OTG_GINTSTS_SRQINT USB_OTG_GINTSTS_SRQINT_Msk /*!< Session request/new session detected interrupt */ #define USB_OTG_GINTSTS_WKUINT_Pos (31U) #define USB_OTG_GINTSTS_WKUINT_Msk (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */ #define USB_OTG_GINTSTS_WKUINT USB_OTG_GINTSTS_WKUINT_Msk /*!< Resume/remote wakeup detected interrupt */ /******************** Bit definition for USB_OTG_GINTMSK register ********************/ #define USB_OTG_GINTMSK_MMISM_Pos (1U) #define USB_OTG_GINTMSK_MMISM_Msk (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */ #define USB_OTG_GINTMSK_MMISM USB_OTG_GINTMSK_MMISM_Msk /*!< Mode mismatch interrupt mask */ #define USB_OTG_GINTMSK_OTGINT_Pos (2U) #define USB_OTG_GINTMSK_OTGINT_Msk (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */ #define USB_OTG_GINTMSK_OTGINT USB_OTG_GINTMSK_OTGINT_Msk /*!< OTG interrupt mask */ #define USB_OTG_GINTMSK_SOFM_Pos (3U) #define USB_OTG_GINTMSK_SOFM_Msk (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */ #define USB_OTG_GINTMSK_SOFM USB_OTG_GINTMSK_SOFM_Msk /*!< Start of frame mask */ #define USB_OTG_GINTMSK_RXFLVLM_Pos (4U) #define USB_OTG_GINTMSK_RXFLVLM_Msk (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */ #define USB_OTG_GINTMSK_RXFLVLM USB_OTG_GINTMSK_RXFLVLM_Msk /*!< Receive FIFO nonempty mask */ #define USB_OTG_GINTMSK_NPTXFEM_Pos (5U) #define USB_OTG_GINTMSK_NPTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */ #define USB_OTG_GINTMSK_NPTXFEM USB_OTG_GINTMSK_NPTXFEM_Msk /*!< Nonperiodic TxFIFO empty mask */ #define USB_OTG_GINTMSK_GINAKEFFM_Pos (6U) #define USB_OTG_GINTMSK_GINAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */ #define USB_OTG_GINTMSK_GINAKEFFM USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask */ #define USB_OTG_GINTMSK_GONAKEFFM_Pos (7U) #define USB_OTG_GINTMSK_GONAKEFFM_Msk (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */ #define USB_OTG_GINTMSK_GONAKEFFM USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask */ #define USB_OTG_GINTMSK_ESUSPM_Pos (10U) #define USB_OTG_GINTMSK_ESUSPM_Msk (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */ #define USB_OTG_GINTMSK_ESUSPM USB_OTG_GINTMSK_ESUSPM_Msk /*!< Early suspend mask */ #define USB_OTG_GINTMSK_USBSUSPM_Pos (11U) #define USB_OTG_GINTMSK_USBSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */ #define USB_OTG_GINTMSK_USBSUSPM USB_OTG_GINTMSK_USBSUSPM_Msk /*!< USB suspend mask */ #define USB_OTG_GINTMSK_USBRST_Pos (12U) #define USB_OTG_GINTMSK_USBRST_Msk (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */ #define USB_OTG_GINTMSK_USBRST USB_OTG_GINTMSK_USBRST_Msk /*!< USB reset mask */ #define USB_OTG_GINTMSK_ENUMDNEM_Pos (13U) #define USB_OTG_GINTMSK_ENUMDNEM_Msk (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */ #define USB_OTG_GINTMSK_ENUMDNEM USB_OTG_GINTMSK_ENUMDNEM_Msk /*!< Enumeration done mask */ #define USB_OTG_GINTMSK_ISOODRPM_Pos (14U) #define USB_OTG_GINTMSK_ISOODRPM_Msk (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */ #define USB_OTG_GINTMSK_ISOODRPM USB_OTG_GINTMSK_ISOODRPM_Msk /*!< Isochronous OUT packet dropped interrupt mask */ #define USB_OTG_GINTMSK_EOPFM_Pos (15U) #define USB_OTG_GINTMSK_EOPFM_Msk (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */ #define USB_OTG_GINTMSK_EOPFM USB_OTG_GINTMSK_EOPFM_Msk /*!< End of periodic frame interrupt mask */ #define USB_OTG_GINTMSK_EPMISM_Pos (17U) #define USB_OTG_GINTMSK_EPMISM_Msk (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */ #define USB_OTG_GINTMSK_EPMISM USB_OTG_GINTMSK_EPMISM_Msk /*!< Endpoint mismatch interrupt mask */ #define USB_OTG_GINTMSK_IEPINT_Pos (18U) #define USB_OTG_GINTMSK_IEPINT_Msk (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */ #define USB_OTG_GINTMSK_IEPINT USB_OTG_GINTMSK_IEPINT_Msk /*!< IN endpoints interrupt mask */ #define USB_OTG_GINTMSK_OEPINT_Pos (19U) #define USB_OTG_GINTMSK_OEPINT_Msk (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */ #define USB_OTG_GINTMSK_OEPINT USB_OTG_GINTMSK_OEPINT_Msk /*!< OUT endpoints interrupt mask */ #define USB_OTG_GINTMSK_IISOIXFRM_Pos (20U) #define USB_OTG_GINTMSK_IISOIXFRM_Msk (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */ #define USB_OTG_GINTMSK_IISOIXFRM USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask */ #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos (21U) #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */ #define USB_OTG_GINTMSK_PXFRM_IISOOXFRM USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask */ #define USB_OTG_GINTMSK_FSUSPM_Pos (22U) #define USB_OTG_GINTMSK_FSUSPM_Msk (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */ #define USB_OTG_GINTMSK_FSUSPM USB_OTG_GINTMSK_FSUSPM_Msk /*!< Data fetch suspended mask */ #define USB_OTG_GINTMSK_RSTDEM_Pos (23U) #define USB_OTG_GINTMSK_RSTDEM_Msk (0x1UL << USB_OTG_GINTMSK_RSTDEM_Pos) /*!< 0x00800000 */ #define USB_OTG_GINTMSK_RSTDEM USB_OTG_GINTMSK_RSTDEM_Msk /*!< Reset detected interrupt mask */ #define USB_OTG_GINTMSK_PRTIM_Pos (24U) #define USB_OTG_GINTMSK_PRTIM_Msk (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */ #define USB_OTG_GINTMSK_PRTIM USB_OTG_GINTMSK_PRTIM_Msk /*!< Host port interrupt mask */ #define USB_OTG_GINTMSK_HCIM_Pos (25U) #define USB_OTG_GINTMSK_HCIM_Msk (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */ #define USB_OTG_GINTMSK_HCIM USB_OTG_GINTMSK_HCIM_Msk /*!< Host channels interrupt mask */ #define USB_OTG_GINTMSK_PTXFEM_Pos (26U) #define USB_OTG_GINTMSK_PTXFEM_Msk (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */ #define USB_OTG_GINTMSK_PTXFEM USB_OTG_GINTMSK_PTXFEM_Msk /*!< Periodic TxFIFO empty mask */ #define USB_OTG_GINTMSK_LPMINTM_Pos (27U) #define USB_OTG_GINTMSK_LPMINTM_Msk (0x1UL << USB_OTG_GINTMSK_LPMINTM_Pos) /*!< 0x08000000 */ #define USB_OTG_GINTMSK_LPMINTM USB_OTG_GINTMSK_LPMINTM_Msk /*!< LPM interrupt Mask */ #define USB_OTG_GINTMSK_CIDSCHGM_Pos (28U) #define USB_OTG_GINTMSK_CIDSCHGM_Msk (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */ #define USB_OTG_GINTMSK_CIDSCHGM USB_OTG_GINTMSK_CIDSCHGM_Msk /*!< Connector ID status change mask */ #define USB_OTG_GINTMSK_DISCINT_Pos (29U) #define USB_OTG_GINTMSK_DISCINT_Msk (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */ #define USB_OTG_GINTMSK_DISCINT USB_OTG_GINTMSK_DISCINT_Msk /*!< Disconnect detected interrupt mask */ #define USB_OTG_GINTMSK_SRQIM_Pos (30U) #define USB_OTG_GINTMSK_SRQIM_Msk (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */ #define USB_OTG_GINTMSK_SRQIM USB_OTG_GINTMSK_SRQIM_Msk /*!< Session request/new session detected interrupt mask */ #define USB_OTG_GINTMSK_WUIM_Pos (31U) #define USB_OTG_GINTMSK_WUIM_Msk (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */ #define USB_OTG_GINTMSK_WUIM USB_OTG_GINTMSK_WUIM_Msk /*!< Resume/remote wakeup detected interrupt mask */ /******************** Bit definition for USB_OTG_DAINT register ********************/ #define USB_OTG_DAINT_IEPINT_Pos (0U) #define USB_OTG_DAINT_IEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DAINT_IEPINT USB_OTG_DAINT_IEPINT_Msk /*!< IN endpoint interrupt bits */ #define USB_OTG_DAINT_OEPINT_Pos (16U) #define USB_OTG_DAINT_OEPINT_Msk (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_DAINT_OEPINT USB_OTG_DAINT_OEPINT_Msk /*!< OUT endpoint interrupt bits */ /******************** Bit definition for USB_OTG_HAINTMSK register ********************/ #define USB_OTG_HAINTMSK_HAINTM_Pos (0U) #define USB_OTG_HAINTMSK_HAINTM_Msk (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HAINTMSK_HAINTM USB_OTG_HAINTMSK_HAINTM_Msk /*!< Channel interrupt mask */ /******************** Bit definition for USB_OTG_GRXSTSP register ********************/ #define USB_OTG_GRXSTSP_EPNUM_Pos (0U) #define USB_OTG_GRXSTSP_EPNUM_Msk (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */ #define USB_OTG_GRXSTSP_EPNUM USB_OTG_GRXSTSP_EPNUM_Msk /*!< IN EP interrupt mask bits */ #define USB_OTG_GRXSTSP_BCNT_Pos (4U) #define USB_OTG_GRXSTSP_BCNT_Msk (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */ #define USB_OTG_GRXSTSP_BCNT USB_OTG_GRXSTSP_BCNT_Msk /*!< OUT EP interrupt mask bits */ #define USB_OTG_GRXSTSP_DPID_Pos (15U) #define USB_OTG_GRXSTSP_DPID_Msk (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */ #define USB_OTG_GRXSTSP_DPID USB_OTG_GRXSTSP_DPID_Msk /*!< OUT EP interrupt mask bits */ #define USB_OTG_GRXSTSP_PKTSTS_Pos (17U) #define USB_OTG_GRXSTSP_PKTSTS_Msk (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */ #define USB_OTG_GRXSTSP_PKTSTS USB_OTG_GRXSTSP_PKTSTS_Msk /*!< OUT EP interrupt mask bits */ /******************** Bit definition for USB_OTG_DAINTMSK register ********************/ #define USB_OTG_DAINTMSK_IEPM_Pos (0U) #define USB_OTG_DAINTMSK_IEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DAINTMSK_IEPM USB_OTG_DAINTMSK_IEPM_Msk /*!< IN EP interrupt mask bits */ #define USB_OTG_DAINTMSK_OEPM_Pos (16U) #define USB_OTG_DAINTMSK_OEPM_Msk (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_DAINTMSK_OEPM USB_OTG_DAINTMSK_OEPM_Msk /*!< OUT EP interrupt mask bits */ /******************** Bit definition for USB_OTG_GRXFSIZ register ********************/ #define USB_OTG_GRXFSIZ_RXFD_Pos (0U) #define USB_OTG_GRXFSIZ_RXFD_Msk (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */ #define USB_OTG_GRXFSIZ_RXFD USB_OTG_GRXFSIZ_RXFD_Msk /*!< RxFIFO depth */ /******************** Bit definition for USB_OTG_DVBUSDIS register ********************/ #define USB_OTG_DVBUSDIS_VBUSDT_Pos (0U) #define USB_OTG_DVBUSDIS_VBUSDT_Msk (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DVBUSDIS_VBUSDT USB_OTG_DVBUSDIS_VBUSDT_Msk /*!< Device VBUS discharge time */ /******************** Bit definition for OTG register ********************/ #define USB_OTG_NPTXFSA_Pos (0U) #define USB_OTG_NPTXFSA_Msk (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */ #define USB_OTG_NPTXFSA USB_OTG_NPTXFSA_Msk /*!< Nonperiodic transmit RAM start address */ #define USB_OTG_NPTXFD_Pos (16U) #define USB_OTG_NPTXFD_Msk (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_NPTXFD USB_OTG_NPTXFD_Msk /*!< Nonperiodic TxFIFO depth */ #define USB_OTG_TX0FSA_Pos (0U) #define USB_OTG_TX0FSA_Msk (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */ #define USB_OTG_TX0FSA USB_OTG_TX0FSA_Msk /*!< Endpoint 0 transmit RAM start address */ #define USB_OTG_TX0FD_Pos (16U) #define USB_OTG_TX0FD_Msk (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_TX0FD USB_OTG_TX0FD_Msk /*!< Endpoint 0 TxFIFO depth */ /******************** Bit definition forUSB_OTG_DVBUSPULSE register ********************/ #define USB_OTG_DVBUSPULSE_DVBUSP_Pos (0U) #define USB_OTG_DVBUSPULSE_DVBUSP_Msk (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */ #define USB_OTG_DVBUSPULSE_DVBUSP USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */ /******************** Bit definition for USB_OTG_GNPTXSTS register ********************/ #define USB_OTG_GNPTXSTS_NPTXFSAV_Pos (0U) #define USB_OTG_GNPTXSTS_NPTXFSAV_Msk (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */ #define USB_OTG_GNPTXSTS_NPTXFSAV USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */ #define USB_OTG_GNPTXSTS_NPTQXSAV_Pos (16U) #define USB_OTG_GNPTXSTS_NPTQXSAV_Msk (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */ #define USB_OTG_GNPTXSTS_NPTQXSAV_0 (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_1 (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_2 (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_3 (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_4 (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_5 (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_6 (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */ #define USB_OTG_GNPTXSTS_NPTQXSAV_7 (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_Pos (24U) #define USB_OTG_GNPTXSTS_NPTXQTOP_Msk (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */ #define USB_OTG_GNPTXSTS_NPTXQTOP_0 (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_1 (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_2 (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_3 (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_4 (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_5 (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */ #define USB_OTG_GNPTXSTS_NPTXQTOP_6 (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */ /******************** Bit definition for USB_OTG_DTHRCTL register ********************/ #define USB_OTG_DTHRCTL_NONISOTHREN_Pos (0U) #define USB_OTG_DTHRCTL_NONISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */ #define USB_OTG_DTHRCTL_NONISOTHREN USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */ #define USB_OTG_DTHRCTL_ISOTHREN_Pos (1U) #define USB_OTG_DTHRCTL_ISOTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */ #define USB_OTG_DTHRCTL_ISOTHREN USB_OTG_DTHRCTL_ISOTHREN_Msk /*!< ISO IN endpoint threshold enable */ #define USB_OTG_DTHRCTL_TXTHRLEN_Pos (2U) #define USB_OTG_DTHRCTL_TXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */ #define USB_OTG_DTHRCTL_TXTHRLEN USB_OTG_DTHRCTL_TXTHRLEN_Msk /*!< Transmit threshold length */ #define USB_OTG_DTHRCTL_TXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */ #define USB_OTG_DTHRCTL_TXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */ #define USB_OTG_DTHRCTL_TXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */ #define USB_OTG_DTHRCTL_TXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */ #define USB_OTG_DTHRCTL_TXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */ #define USB_OTG_DTHRCTL_TXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */ #define USB_OTG_DTHRCTL_TXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */ #define USB_OTG_DTHRCTL_TXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */ #define USB_OTG_DTHRCTL_TXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */ #define USB_OTG_DTHRCTL_RXTHREN_Pos (16U) #define USB_OTG_DTHRCTL_RXTHREN_Msk (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */ #define USB_OTG_DTHRCTL_RXTHREN USB_OTG_DTHRCTL_RXTHREN_Msk /*!< Receive threshold enable */ #define USB_OTG_DTHRCTL_RXTHRLEN_Pos (17U) #define USB_OTG_DTHRCTL_RXTHRLEN_Msk (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */ #define USB_OTG_DTHRCTL_RXTHRLEN USB_OTG_DTHRCTL_RXTHRLEN_Msk /*!< Receive threshold length */ #define USB_OTG_DTHRCTL_RXTHRLEN_0 (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_1 (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_2 (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_3 (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_4 (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_5 (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_6 (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_7 (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */ #define USB_OTG_DTHRCTL_RXTHRLEN_8 (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */ #define USB_OTG_DTHRCTL_ARPEN_Pos (27U) #define USB_OTG_DTHRCTL_ARPEN_Msk (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */ #define USB_OTG_DTHRCTL_ARPEN USB_OTG_DTHRCTL_ARPEN_Msk /*!< Arbiter parking enable */ /******************** Bit definition for USB_OTG_DIEPEMPMSK register ********************/ #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos (0U) #define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DIEPEMPMSK_INEPTXFEM USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */ /******************** Bit definition for USB_OTG_DEACHINT register ********************/ #define USB_OTG_DEACHINT_IEP1INT_Pos (1U) #define USB_OTG_DEACHINT_IEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */ #define USB_OTG_DEACHINT_IEP1INT USB_OTG_DEACHINT_IEP1INT_Msk /*!< IN endpoint 1interrupt bit */ #define USB_OTG_DEACHINT_OEP1INT_Pos (17U) #define USB_OTG_DEACHINT_OEP1INT_Msk (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */ #define USB_OTG_DEACHINT_OEP1INT USB_OTG_DEACHINT_OEP1INT_Msk /*!< OUT endpoint 1 interrupt bit */ /******************** Bit definition for USB_OTG_GCCFG register ********************/ #define USB_OTG_GCCFG_PWRDWN_Pos (16U) #define USB_OTG_GCCFG_PWRDWN_Msk (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */ #define USB_OTG_GCCFG_PWRDWN USB_OTG_GCCFG_PWRDWN_Msk /*!< Power down */ #define USB_OTG_GCCFG_VBDEN_Pos (21U) #define USB_OTG_GCCFG_VBDEN_Msk (0x1UL << USB_OTG_GCCFG_VBDEN_Pos) /*!< 0x00200000 */ #define USB_OTG_GCCFG_VBDEN USB_OTG_GCCFG_VBDEN_Msk /*!< USB VBUS Detection Enable */ /******************** Bit definition forUSB_OTG_DEACHINTMSK register ********************/ #define USB_OTG_DEACHINTMSK_IEP1INTM_Pos (1U) #define USB_OTG_DEACHINTMSK_IEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */ #define USB_OTG_DEACHINTMSK_IEP1INTM USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit */ #define USB_OTG_DEACHINTMSK_OEP1INTM_Pos (17U) #define USB_OTG_DEACHINTMSK_OEP1INTM_Msk (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */ #define USB_OTG_DEACHINTMSK_OEP1INTM USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */ /******************** Bit definition for USB_OTG_CID register ********************/ #define USB_OTG_CID_PRODUCT_ID_Pos (0U) #define USB_OTG_CID_PRODUCT_ID_Msk (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */ #define USB_OTG_CID_PRODUCT_ID USB_OTG_CID_PRODUCT_ID_Msk /*!< Product ID field */ /******************** Bit definition for USB_OTG_GLPMCFG register ********************/ #define USB_OTG_GLPMCFG_LPMEN_Pos (0U) #define USB_OTG_GLPMCFG_LPMEN_Msk (0x1UL << USB_OTG_GLPMCFG_LPMEN_Pos) /*!< 0x00000001 */ #define USB_OTG_GLPMCFG_LPMEN USB_OTG_GLPMCFG_LPMEN_Msk /*!< LPM support enable */ #define USB_OTG_GLPMCFG_LPMACK_Pos (1U) #define USB_OTG_GLPMCFG_LPMACK_Msk (0x1UL << USB_OTG_GLPMCFG_LPMACK_Pos) /*!< 0x00000002 */ #define USB_OTG_GLPMCFG_LPMACK USB_OTG_GLPMCFG_LPMACK_Msk /*!< LPM Token acknowledge enable */ #define USB_OTG_GLPMCFG_BESL_Pos (2U) #define USB_OTG_GLPMCFG_BESL_Msk (0xFUL << USB_OTG_GLPMCFG_BESL_Pos) /*!< 0x0000003C */ #define USB_OTG_GLPMCFG_BESL USB_OTG_GLPMCFG_BESL_Msk /*!< BESL value received with last ACKed LPM Token */ #define USB_OTG_GLPMCFG_REMWAKE_Pos (6U) #define USB_OTG_GLPMCFG_REMWAKE_Msk (0x1UL << USB_OTG_GLPMCFG_REMWAKE_Pos) /*!< 0x00000040 */ #define USB_OTG_GLPMCFG_REMWAKE USB_OTG_GLPMCFG_REMWAKE_Msk /*!< bRemoteWake value received with last ACKed LPM Token */ #define USB_OTG_GLPMCFG_L1SSEN_Pos (7U) #define USB_OTG_GLPMCFG_L1SSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1SSEN_Pos) /*!< 0x00000080 */ #define USB_OTG_GLPMCFG_L1SSEN USB_OTG_GLPMCFG_L1SSEN_Msk /*!< L1 shallow sleep enable */ #define USB_OTG_GLPMCFG_BESLTHRS_Pos (8U) #define USB_OTG_GLPMCFG_BESLTHRS_Msk (0xFUL << USB_OTG_GLPMCFG_BESLTHRS_Pos) /*!< 0x00000F00 */ #define USB_OTG_GLPMCFG_BESLTHRS USB_OTG_GLPMCFG_BESLTHRS_Msk /*!< BESL threshold */ #define USB_OTG_GLPMCFG_L1DSEN_Pos (12U) #define USB_OTG_GLPMCFG_L1DSEN_Msk (0x1UL << USB_OTG_GLPMCFG_L1DSEN_Pos) /*!< 0x00001000 */ #define USB_OTG_GLPMCFG_L1DSEN USB_OTG_GLPMCFG_L1DSEN_Msk /*!< L1 deep sleep enable */ #define USB_OTG_GLPMCFG_LPMRSP_Pos (13U) #define USB_OTG_GLPMCFG_LPMRSP_Msk (0x3UL << USB_OTG_GLPMCFG_LPMRSP_Pos) /*!< 0x00006000 */ #define USB_OTG_GLPMCFG_LPMRSP USB_OTG_GLPMCFG_LPMRSP_Msk /*!< LPM response */ #define USB_OTG_GLPMCFG_SLPSTS_Pos (15U) #define USB_OTG_GLPMCFG_SLPSTS_Msk (0x1UL << USB_OTG_GLPMCFG_SLPSTS_Pos) /*!< 0x00008000 */ #define USB_OTG_GLPMCFG_SLPSTS USB_OTG_GLPMCFG_SLPSTS_Msk /*!< Port sleep status */ #define USB_OTG_GLPMCFG_L1RSMOK_Pos (16U) #define USB_OTG_GLPMCFG_L1RSMOK_Msk (0x1UL << USB_OTG_GLPMCFG_L1RSMOK_Pos) /*!< 0x00010000 */ #define USB_OTG_GLPMCFG_L1RSMOK USB_OTG_GLPMCFG_L1RSMOK_Msk /*!< Sleep State Resume OK */ #define USB_OTG_GLPMCFG_LPMCHIDX_Pos (17U) #define USB_OTG_GLPMCFG_LPMCHIDX_Msk (0xFUL << USB_OTG_GLPMCFG_LPMCHIDX_Pos) /*!< 0x001E0000 */ #define USB_OTG_GLPMCFG_LPMCHIDX USB_OTG_GLPMCFG_LPMCHIDX_Msk /*!< LPM Channel Index */ #define USB_OTG_GLPMCFG_LPMRCNT_Pos (21U) #define USB_OTG_GLPMCFG_LPMRCNT_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNT_Pos) /*!< 0x00E00000 */ #define USB_OTG_GLPMCFG_LPMRCNT USB_OTG_GLPMCFG_LPMRCNT_Msk /*!< LPM retry count */ #define USB_OTG_GLPMCFG_SNDLPM_Pos (24U) #define USB_OTG_GLPMCFG_SNDLPM_Msk (0x1UL << USB_OTG_GLPMCFG_SNDLPM_Pos) /*!< 0x01000000 */ #define USB_OTG_GLPMCFG_SNDLPM USB_OTG_GLPMCFG_SNDLPM_Msk /*!< Send LPM transaction */ #define USB_OTG_GLPMCFG_LPMRCNTSTS_Pos (25U) #define USB_OTG_GLPMCFG_LPMRCNTSTS_Msk (0x7UL << USB_OTG_GLPMCFG_LPMRCNTSTS_Pos) /*!< 0x0E000000 */ #define USB_OTG_GLPMCFG_LPMRCNTSTS USB_OTG_GLPMCFG_LPMRCNTSTS_Msk /*!< LPM retry count status */ #define USB_OTG_GLPMCFG_ENBESL_Pos (28U) #define USB_OTG_GLPMCFG_ENBESL_Msk (0x1UL << USB_OTG_GLPMCFG_ENBESL_Pos) /*!< 0x10000000 */ #define USB_OTG_GLPMCFG_ENBESL USB_OTG_GLPMCFG_ENBESL_Msk /*!< Enable best effort service latency */ /******************** Bit definition for USB_OTG_DIEPEACHMSK1 register ********************/ #define USB_OTG_DIEPEACHMSK1_XFRCM_Pos (0U) #define USB_OTG_DIEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */ #define USB_OTG_DIEPEACHMSK1_XFRCM USB_OTG_DIEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */ #define USB_OTG_DIEPEACHMSK1_EPDM_Pos (1U) #define USB_OTG_DIEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */ #define USB_OTG_DIEPEACHMSK1_EPDM USB_OTG_DIEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */ #define USB_OTG_DIEPEACHMSK1_TOM_Pos (3U) #define USB_OTG_DIEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */ #define USB_OTG_DIEPEACHMSK1_TOM USB_OTG_DIEPEACHMSK1_TOM_Msk /*!< Timeout condition mask (nonisochronous endpoints) */ #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos (4U) #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */ #define USB_OTG_DIEPEACHMSK1_ITTXFEMSK USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ #define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos (5U) #define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */ #define USB_OTG_DIEPEACHMSK1_INEPNMM USB_OTG_DIEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ #define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos (6U) #define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */ #define USB_OTG_DIEPEACHMSK1_INEPNEM USB_OTG_DIEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ #define USB_OTG_DIEPEACHMSK1_TXFURM_Pos (8U) #define USB_OTG_DIEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */ #define USB_OTG_DIEPEACHMSK1_TXFURM USB_OTG_DIEPEACHMSK1_TXFURM_Msk /*!< FIFO underrun mask */ #define USB_OTG_DIEPEACHMSK1_BIM_Pos (9U) #define USB_OTG_DIEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */ #define USB_OTG_DIEPEACHMSK1_BIM USB_OTG_DIEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */ #define USB_OTG_DIEPEACHMSK1_NAKM_Pos (13U) #define USB_OTG_DIEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */ #define USB_OTG_DIEPEACHMSK1_NAKM USB_OTG_DIEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */ /******************** Bit definition for USB_OTG_HPRT register ********************/ #define USB_OTG_HPRT_PCSTS_Pos (0U) #define USB_OTG_HPRT_PCSTS_Msk (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */ #define USB_OTG_HPRT_PCSTS USB_OTG_HPRT_PCSTS_Msk /*!< Port connect status */ #define USB_OTG_HPRT_PCDET_Pos (1U) #define USB_OTG_HPRT_PCDET_Msk (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */ #define USB_OTG_HPRT_PCDET USB_OTG_HPRT_PCDET_Msk /*!< Port connect detected */ #define USB_OTG_HPRT_PENA_Pos (2U) #define USB_OTG_HPRT_PENA_Msk (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */ #define USB_OTG_HPRT_PENA USB_OTG_HPRT_PENA_Msk /*!< Port enable */ #define USB_OTG_HPRT_PENCHNG_Pos (3U) #define USB_OTG_HPRT_PENCHNG_Msk (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */ #define USB_OTG_HPRT_PENCHNG USB_OTG_HPRT_PENCHNG_Msk /*!< Port enable/disable change */ #define USB_OTG_HPRT_POCA_Pos (4U) #define USB_OTG_HPRT_POCA_Msk (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */ #define USB_OTG_HPRT_POCA USB_OTG_HPRT_POCA_Msk /*!< Port overcurrent active */ #define USB_OTG_HPRT_POCCHNG_Pos (5U) #define USB_OTG_HPRT_POCCHNG_Msk (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */ #define USB_OTG_HPRT_POCCHNG USB_OTG_HPRT_POCCHNG_Msk /*!< Port overcurrent change */ #define USB_OTG_HPRT_PRES_Pos (6U) #define USB_OTG_HPRT_PRES_Msk (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */ #define USB_OTG_HPRT_PRES USB_OTG_HPRT_PRES_Msk /*!< Port resume */ #define USB_OTG_HPRT_PSUSP_Pos (7U) #define USB_OTG_HPRT_PSUSP_Msk (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */ #define USB_OTG_HPRT_PSUSP USB_OTG_HPRT_PSUSP_Msk /*!< Port suspend */ #define USB_OTG_HPRT_PRST_Pos (8U) #define USB_OTG_HPRT_PRST_Msk (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */ #define USB_OTG_HPRT_PRST USB_OTG_HPRT_PRST_Msk /*!< Port reset */ #define USB_OTG_HPRT_PLSTS_Pos (10U) #define USB_OTG_HPRT_PLSTS_Msk (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */ #define USB_OTG_HPRT_PLSTS USB_OTG_HPRT_PLSTS_Msk /*!< Port line status */ #define USB_OTG_HPRT_PLSTS_0 (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */ #define USB_OTG_HPRT_PLSTS_1 (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */ #define USB_OTG_HPRT_PPWR_Pos (12U) #define USB_OTG_HPRT_PPWR_Msk (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */ #define USB_OTG_HPRT_PPWR USB_OTG_HPRT_PPWR_Msk /*!< Port power */ #define USB_OTG_HPRT_PTCTL_Pos (13U) #define USB_OTG_HPRT_PTCTL_Msk (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */ #define USB_OTG_HPRT_PTCTL USB_OTG_HPRT_PTCTL_Msk /*!< Port test control */ #define USB_OTG_HPRT_PTCTL_0 (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */ #define USB_OTG_HPRT_PTCTL_1 (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */ #define USB_OTG_HPRT_PTCTL_2 (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */ #define USB_OTG_HPRT_PTCTL_3 (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */ #define USB_OTG_HPRT_PSPD_Pos (17U) #define USB_OTG_HPRT_PSPD_Msk (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */ #define USB_OTG_HPRT_PSPD USB_OTG_HPRT_PSPD_Msk /*!< Port speed */ #define USB_OTG_HPRT_PSPD_0 (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */ #define USB_OTG_HPRT_PSPD_1 (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */ /******************** Bit definition for USB_OTG_DOEPEACHMSK1 register ********************/ #define USB_OTG_DOEPEACHMSK1_XFRCM_Pos (0U) #define USB_OTG_DOEPEACHMSK1_XFRCM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */ #define USB_OTG_DOEPEACHMSK1_XFRCM USB_OTG_DOEPEACHMSK1_XFRCM_Msk /*!< Transfer completed interrupt mask */ #define USB_OTG_DOEPEACHMSK1_EPDM_Pos (1U) #define USB_OTG_DOEPEACHMSK1_EPDM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */ #define USB_OTG_DOEPEACHMSK1_EPDM USB_OTG_DOEPEACHMSK1_EPDM_Msk /*!< Endpoint disabled interrupt mask */ #define USB_OTG_DOEPEACHMSK1_TOM_Pos (3U) #define USB_OTG_DOEPEACHMSK1_TOM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */ #define USB_OTG_DOEPEACHMSK1_TOM USB_OTG_DOEPEACHMSK1_TOM_Msk /*!< Timeout condition mask */ #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos (4U) #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */ #define USB_OTG_DOEPEACHMSK1_ITTXFEMSK USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask */ #define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos (5U) #define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */ #define USB_OTG_DOEPEACHMSK1_INEPNMM USB_OTG_DOEPEACHMSK1_INEPNMM_Msk /*!< IN token received with EP mismatch mask */ #define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos (6U) #define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */ #define USB_OTG_DOEPEACHMSK1_INEPNEM USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask */ #define USB_OTG_DOEPEACHMSK1_TXFURM_Pos (8U) #define USB_OTG_DOEPEACHMSK1_TXFURM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */ #define USB_OTG_DOEPEACHMSK1_TXFURM USB_OTG_DOEPEACHMSK1_TXFURM_Msk /*!< OUT packet error mask */ #define USB_OTG_DOEPEACHMSK1_BIM_Pos (9U) #define USB_OTG_DOEPEACHMSK1_BIM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */ #define USB_OTG_DOEPEACHMSK1_BIM USB_OTG_DOEPEACHMSK1_BIM_Msk /*!< BNA interrupt mask */ #define USB_OTG_DOEPEACHMSK1_BERRM_Pos (12U) #define USB_OTG_DOEPEACHMSK1_BERRM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */ #define USB_OTG_DOEPEACHMSK1_BERRM USB_OTG_DOEPEACHMSK1_BERRM_Msk /*!< Bubble error interrupt mask */ #define USB_OTG_DOEPEACHMSK1_NAKM_Pos (13U) #define USB_OTG_DOEPEACHMSK1_NAKM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */ #define USB_OTG_DOEPEACHMSK1_NAKM USB_OTG_DOEPEACHMSK1_NAKM_Msk /*!< NAK interrupt mask */ #define USB_OTG_DOEPEACHMSK1_NYETM_Pos (14U) #define USB_OTG_DOEPEACHMSK1_NYETM_Msk (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */ #define USB_OTG_DOEPEACHMSK1_NYETM USB_OTG_DOEPEACHMSK1_NYETM_Msk /*!< NYET interrupt mask */ /******************** Bit definition for USB_OTG_HPTXFSIZ register ********************/ #define USB_OTG_HPTXFSIZ_PTXSA_Pos (0U) #define USB_OTG_HPTXFSIZ_PTXSA_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */ #define USB_OTG_HPTXFSIZ_PTXSA USB_OTG_HPTXFSIZ_PTXSA_Msk /*!< Host periodic TxFIFO start address */ #define USB_OTG_HPTXFSIZ_PTXFD_Pos (16U) #define USB_OTG_HPTXFSIZ_PTXFD_Msk (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_HPTXFSIZ_PTXFD USB_OTG_HPTXFSIZ_PTXFD_Msk /*!< Host periodic TxFIFO depth */ /******************** Bit definition for USB_OTG_DIEPCTL register ********************/ #define USB_OTG_DIEPCTL_MPSIZ_Pos (0U) #define USB_OTG_DIEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos) /*!< 0x000007FF */ #define USB_OTG_DIEPCTL_MPSIZ USB_OTG_DIEPCTL_MPSIZ_Msk /*!< Maximum packet size */ #define USB_OTG_DIEPCTL_USBAEP_Pos (15U) #define USB_OTG_DIEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos) /*!< 0x00008000 */ #define USB_OTG_DIEPCTL_USBAEP USB_OTG_DIEPCTL_USBAEP_Msk /*!< USB active endpoint */ #define USB_OTG_DIEPCTL_EONUM_DPID_Pos (16U) #define USB_OTG_DIEPCTL_EONUM_DPID_Msk (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos) /*!< 0x00010000 */ #define USB_OTG_DIEPCTL_EONUM_DPID USB_OTG_DIEPCTL_EONUM_DPID_Msk /*!< Even/odd frame */ #define USB_OTG_DIEPCTL_NAKSTS_Pos (17U) #define USB_OTG_DIEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos) /*!< 0x00020000 */ #define USB_OTG_DIEPCTL_NAKSTS USB_OTG_DIEPCTL_NAKSTS_Msk /*!< NAK status */ #define USB_OTG_DIEPCTL_EPTYP_Pos (18U) #define USB_OTG_DIEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x000C0000 */ #define USB_OTG_DIEPCTL_EPTYP USB_OTG_DIEPCTL_EPTYP_Msk /*!< Endpoint type */ #define USB_OTG_DIEPCTL_EPTYP_0 (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00040000 */ #define USB_OTG_DIEPCTL_EPTYP_1 (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos) /*!< 0x00080000 */ #define USB_OTG_DIEPCTL_STALL_Pos (21U) #define USB_OTG_DIEPCTL_STALL_Msk (0x1UL << USB_OTG_DIEPCTL_STALL_Pos) /*!< 0x00200000 */ #define USB_OTG_DIEPCTL_STALL USB_OTG_DIEPCTL_STALL_Msk /*!< STALL handshake */ #define USB_OTG_DIEPCTL_TXFNUM_Pos (22U) #define USB_OTG_DIEPCTL_TXFNUM_Msk (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x03C00000 */ #define USB_OTG_DIEPCTL_TXFNUM USB_OTG_DIEPCTL_TXFNUM_Msk /*!< TxFIFO number */ #define USB_OTG_DIEPCTL_TXFNUM_0 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00400000 */ #define USB_OTG_DIEPCTL_TXFNUM_1 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x00800000 */ #define USB_OTG_DIEPCTL_TXFNUM_2 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x01000000 */ #define USB_OTG_DIEPCTL_TXFNUM_3 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos) /*!< 0x02000000 */ #define USB_OTG_DIEPCTL_CNAK_Pos (26U) #define USB_OTG_DIEPCTL_CNAK_Msk (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos) /*!< 0x04000000 */ #define USB_OTG_DIEPCTL_CNAK USB_OTG_DIEPCTL_CNAK_Msk /*!< Clear NAK */ #define USB_OTG_DIEPCTL_SNAK_Pos (27U) #define USB_OTG_DIEPCTL_SNAK_Msk (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos) /*!< 0x08000000 */ #define USB_OTG_DIEPCTL_SNAK USB_OTG_DIEPCTL_SNAK_Msk /*!< Set NAK */ #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos (28U) #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */ #define USB_OTG_DIEPCTL_SD0PID_SEVNFRM USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */ #define USB_OTG_DIEPCTL_SODDFRM_Pos (29U) #define USB_OTG_DIEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos) /*!< 0x20000000 */ #define USB_OTG_DIEPCTL_SODDFRM USB_OTG_DIEPCTL_SODDFRM_Msk /*!< Set odd frame */ #define USB_OTG_DIEPCTL_EPDIS_Pos (30U) #define USB_OTG_DIEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos) /*!< 0x40000000 */ #define USB_OTG_DIEPCTL_EPDIS USB_OTG_DIEPCTL_EPDIS_Msk /*!< Endpoint disable */ #define USB_OTG_DIEPCTL_EPENA_Pos (31U) #define USB_OTG_DIEPCTL_EPENA_Msk (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos) /*!< 0x80000000 */ #define USB_OTG_DIEPCTL_EPENA USB_OTG_DIEPCTL_EPENA_Msk /*!< Endpoint enable */ /******************** Bit definition for USB_OTG_HCCHAR register ********************/ #define USB_OTG_HCCHAR_MPSIZ_Pos (0U) #define USB_OTG_HCCHAR_MPSIZ_Msk (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */ #define USB_OTG_HCCHAR_MPSIZ USB_OTG_HCCHAR_MPSIZ_Msk /*!< Maximum packet size */ #define USB_OTG_HCCHAR_EPNUM_Pos (11U) #define USB_OTG_HCCHAR_EPNUM_Msk (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */ #define USB_OTG_HCCHAR_EPNUM USB_OTG_HCCHAR_EPNUM_Msk /*!< Endpoint number */ #define USB_OTG_HCCHAR_EPNUM_0 (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */ #define USB_OTG_HCCHAR_EPNUM_1 (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */ #define USB_OTG_HCCHAR_EPNUM_2 (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */ #define USB_OTG_HCCHAR_EPNUM_3 (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */ #define USB_OTG_HCCHAR_EPDIR_Pos (15U) #define USB_OTG_HCCHAR_EPDIR_Msk (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */ #define USB_OTG_HCCHAR_EPDIR USB_OTG_HCCHAR_EPDIR_Msk /*!< Endpoint direction */ #define USB_OTG_HCCHAR_LSDEV_Pos (17U) #define USB_OTG_HCCHAR_LSDEV_Msk (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */ #define USB_OTG_HCCHAR_LSDEV USB_OTG_HCCHAR_LSDEV_Msk /*!< Low-speed device */ #define USB_OTG_HCCHAR_EPTYP_Pos (18U) #define USB_OTG_HCCHAR_EPTYP_Msk (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */ #define USB_OTG_HCCHAR_EPTYP USB_OTG_HCCHAR_EPTYP_Msk /*!< Endpoint type */ #define USB_OTG_HCCHAR_EPTYP_0 (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */ #define USB_OTG_HCCHAR_EPTYP_1 (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */ #define USB_OTG_HCCHAR_MC_Pos (20U) #define USB_OTG_HCCHAR_MC_Msk (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */ #define USB_OTG_HCCHAR_MC USB_OTG_HCCHAR_MC_Msk /*!< Multi Count (MC) / Error Count (EC) */ #define USB_OTG_HCCHAR_MC_0 (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */ #define USB_OTG_HCCHAR_MC_1 (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */ #define USB_OTG_HCCHAR_DAD_Pos (22U) #define USB_OTG_HCCHAR_DAD_Msk (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */ #define USB_OTG_HCCHAR_DAD USB_OTG_HCCHAR_DAD_Msk /*!< Device address */ #define USB_OTG_HCCHAR_DAD_0 (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */ #define USB_OTG_HCCHAR_DAD_1 (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */ #define USB_OTG_HCCHAR_DAD_2 (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */ #define USB_OTG_HCCHAR_DAD_3 (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */ #define USB_OTG_HCCHAR_DAD_4 (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */ #define USB_OTG_HCCHAR_DAD_5 (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */ #define USB_OTG_HCCHAR_DAD_6 (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */ #define USB_OTG_HCCHAR_ODDFRM_Pos (29U) #define USB_OTG_HCCHAR_ODDFRM_Msk (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */ #define USB_OTG_HCCHAR_ODDFRM USB_OTG_HCCHAR_ODDFRM_Msk /*!< Odd frame */ #define USB_OTG_HCCHAR_CHDIS_Pos (30U) #define USB_OTG_HCCHAR_CHDIS_Msk (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */ #define USB_OTG_HCCHAR_CHDIS USB_OTG_HCCHAR_CHDIS_Msk /*!< Channel disable */ #define USB_OTG_HCCHAR_CHENA_Pos (31U) #define USB_OTG_HCCHAR_CHENA_Msk (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */ #define USB_OTG_HCCHAR_CHENA USB_OTG_HCCHAR_CHENA_Msk /*!< Channel enable */ /******************** Bit definition for USB_OTG_HCSPLT register ********************/ #define USB_OTG_HCSPLT_PRTADDR_Pos (0U) #define USB_OTG_HCSPLT_PRTADDR_Msk (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */ #define USB_OTG_HCSPLT_PRTADDR USB_OTG_HCSPLT_PRTADDR_Msk /*!< Port address */ #define USB_OTG_HCSPLT_PRTADDR_0 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */ #define USB_OTG_HCSPLT_PRTADDR_1 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */ #define USB_OTG_HCSPLT_PRTADDR_2 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */ #define USB_OTG_HCSPLT_PRTADDR_3 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */ #define USB_OTG_HCSPLT_PRTADDR_4 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */ #define USB_OTG_HCSPLT_PRTADDR_5 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */ #define USB_OTG_HCSPLT_PRTADDR_6 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */ #define USB_OTG_HCSPLT_HUBADDR_Pos (7U) #define USB_OTG_HCSPLT_HUBADDR_Msk (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */ #define USB_OTG_HCSPLT_HUBADDR USB_OTG_HCSPLT_HUBADDR_Msk /*!< Hub address */ #define USB_OTG_HCSPLT_HUBADDR_0 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */ #define USB_OTG_HCSPLT_HUBADDR_1 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */ #define USB_OTG_HCSPLT_HUBADDR_2 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */ #define USB_OTG_HCSPLT_HUBADDR_3 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */ #define USB_OTG_HCSPLT_HUBADDR_4 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */ #define USB_OTG_HCSPLT_HUBADDR_5 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */ #define USB_OTG_HCSPLT_HUBADDR_6 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */ #define USB_OTG_HCSPLT_XACTPOS_Pos (14U) #define USB_OTG_HCSPLT_XACTPOS_Msk (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x0000C000 */ #define USB_OTG_HCSPLT_XACTPOS USB_OTG_HCSPLT_XACTPOS_Msk /*!< XACTPOS */ #define USB_OTG_HCSPLT_XACTPOS_0 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00004000 */ #define USB_OTG_HCSPLT_XACTPOS_1 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos) /*!< 0x00008000 */ #define USB_OTG_HCSPLT_COMPLSPLT_Pos (16U) #define USB_OTG_HCSPLT_COMPLSPLT_Msk (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */ #define USB_OTG_HCSPLT_COMPLSPLT USB_OTG_HCSPLT_COMPLSPLT_Msk /*!< Do complete split */ #define USB_OTG_HCSPLT_SPLITEN_Pos (31U) #define USB_OTG_HCSPLT_SPLITEN_Msk (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos) /*!< 0x80000000 */ #define USB_OTG_HCSPLT_SPLITEN USB_OTG_HCSPLT_SPLITEN_Msk /*!< Split enable */ /******************** Bit definition for USB_OTG_HCINT register ********************/ #define USB_OTG_HCINT_XFRC_Pos (0U) #define USB_OTG_HCINT_XFRC_Msk (0x1UL << USB_OTG_HCINT_XFRC_Pos) /*!< 0x00000001 */ #define USB_OTG_HCINT_XFRC USB_OTG_HCINT_XFRC_Msk /*!< Transfer completed */ #define USB_OTG_HCINT_CHH_Pos (1U) #define USB_OTG_HCINT_CHH_Msk (0x1UL << USB_OTG_HCINT_CHH_Pos) /*!< 0x00000002 */ #define USB_OTG_HCINT_CHH USB_OTG_HCINT_CHH_Msk /*!< Channel halted */ #define USB_OTG_HCINT_AHBERR_Pos (2U) #define USB_OTG_HCINT_AHBERR_Msk (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */ #define USB_OTG_HCINT_AHBERR USB_OTG_HCINT_AHBERR_Msk /*!< AHB error */ #define USB_OTG_HCINT_STALL_Pos (3U) #define USB_OTG_HCINT_STALL_Msk (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */ #define USB_OTG_HCINT_STALL USB_OTG_HCINT_STALL_Msk /*!< STALL response received interrupt */ #define USB_OTG_HCINT_NAK_Pos (4U) #define USB_OTG_HCINT_NAK_Msk (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */ #define USB_OTG_HCINT_NAK USB_OTG_HCINT_NAK_Msk /*!< NAK response received interrupt */ #define USB_OTG_HCINT_ACK_Pos (5U) #define USB_OTG_HCINT_ACK_Msk (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */ #define USB_OTG_HCINT_ACK USB_OTG_HCINT_ACK_Msk /*!< ACK response received/transmitted interrupt */ #define USB_OTG_HCINT_NYET_Pos (6U) #define USB_OTG_HCINT_NYET_Msk (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */ #define USB_OTG_HCINT_NYET USB_OTG_HCINT_NYET_Msk /*!< Response received interrupt */ #define USB_OTG_HCINT_TXERR_Pos (7U) #define USB_OTG_HCINT_TXERR_Msk (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */ #define USB_OTG_HCINT_TXERR USB_OTG_HCINT_TXERR_Msk /*!< Transaction error */ #define USB_OTG_HCINT_BBERR_Pos (8U) #define USB_OTG_HCINT_BBERR_Msk (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */ #define USB_OTG_HCINT_BBERR USB_OTG_HCINT_BBERR_Msk /*!< Babble error */ #define USB_OTG_HCINT_FRMOR_Pos (9U) #define USB_OTG_HCINT_FRMOR_Msk (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */ #define USB_OTG_HCINT_FRMOR USB_OTG_HCINT_FRMOR_Msk /*!< Frame overrun */ #define USB_OTG_HCINT_DTERR_Pos (10U) #define USB_OTG_HCINT_DTERR_Msk (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */ #define USB_OTG_HCINT_DTERR USB_OTG_HCINT_DTERR_Msk /*!< Data toggle error */ /******************** Bit definition for USB_OTG_DIEPINT register ********************/ #define USB_OTG_DIEPINT_XFRC_Pos (0U) #define USB_OTG_DIEPINT_XFRC_Msk (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */ #define USB_OTG_DIEPINT_XFRC USB_OTG_DIEPINT_XFRC_Msk /*!< Transfer completed interrupt */ #define USB_OTG_DIEPINT_EPDISD_Pos (1U) #define USB_OTG_DIEPINT_EPDISD_Msk (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */ #define USB_OTG_DIEPINT_EPDISD USB_OTG_DIEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */ #define USB_OTG_DIEPINT_AHBERR_Pos (2U) #define USB_OTG_DIEPINT_AHBERR_Msk (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */ #define USB_OTG_DIEPINT_AHBERR USB_OTG_DIEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an IN transaction */ #define USB_OTG_DIEPINT_TOC_Pos (3U) #define USB_OTG_DIEPINT_TOC_Msk (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */ #define USB_OTG_DIEPINT_TOC USB_OTG_DIEPINT_TOC_Msk /*!< Timeout condition */ #define USB_OTG_DIEPINT_ITTXFE_Pos (4U) #define USB_OTG_DIEPINT_ITTXFE_Msk (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */ #define USB_OTG_DIEPINT_ITTXFE USB_OTG_DIEPINT_ITTXFE_Msk /*!< IN token received when TxFIFO is empty */ #define USB_OTG_DIEPINT_INEPNM_Pos (5U) #define USB_OTG_DIEPINT_INEPNM_Msk (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000004 */ #define USB_OTG_DIEPINT_INEPNM USB_OTG_DIEPINT_INEPNM_Msk /*!< IN token received with EP mismatch */ #define USB_OTG_DIEPINT_INEPNE_Pos (6U) #define USB_OTG_DIEPINT_INEPNE_Msk (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */ #define USB_OTG_DIEPINT_INEPNE USB_OTG_DIEPINT_INEPNE_Msk /*!< IN endpoint NAK effective */ #define USB_OTG_DIEPINT_TXFE_Pos (7U) #define USB_OTG_DIEPINT_TXFE_Msk (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */ #define USB_OTG_DIEPINT_TXFE USB_OTG_DIEPINT_TXFE_Msk /*!< Transmit FIFO empty */ #define USB_OTG_DIEPINT_TXFIFOUDRN_Pos (8U) #define USB_OTG_DIEPINT_TXFIFOUDRN_Msk (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */ #define USB_OTG_DIEPINT_TXFIFOUDRN USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */ #define USB_OTG_DIEPINT_BNA_Pos (9U) #define USB_OTG_DIEPINT_BNA_Msk (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */ #define USB_OTG_DIEPINT_BNA USB_OTG_DIEPINT_BNA_Msk /*!< Buffer not available interrupt */ #define USB_OTG_DIEPINT_PKTDRPSTS_Pos (11U) #define USB_OTG_DIEPINT_PKTDRPSTS_Msk (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */ #define USB_OTG_DIEPINT_PKTDRPSTS USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */ #define USB_OTG_DIEPINT_BERR_Pos (12U) #define USB_OTG_DIEPINT_BERR_Msk (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */ #define USB_OTG_DIEPINT_BERR USB_OTG_DIEPINT_BERR_Msk /*!< Babble error interrupt */ #define USB_OTG_DIEPINT_NAK_Pos (13U) #define USB_OTG_DIEPINT_NAK_Msk (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */ #define USB_OTG_DIEPINT_NAK USB_OTG_DIEPINT_NAK_Msk /*!< NAK interrupt */ /******************** Bit definition forUSB_OTG_HCINTMSK register ********************/ #define USB_OTG_HCINTMSK_XFRCM_Pos (0U) #define USB_OTG_HCINTMSK_XFRCM_Msk (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */ #define USB_OTG_HCINTMSK_XFRCM USB_OTG_HCINTMSK_XFRCM_Msk /*!< Transfer completed mask */ #define USB_OTG_HCINTMSK_CHHM_Pos (1U) #define USB_OTG_HCINTMSK_CHHM_Msk (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */ #define USB_OTG_HCINTMSK_CHHM USB_OTG_HCINTMSK_CHHM_Msk /*!< Channel halted mask */ #define USB_OTG_HCINTMSK_AHBERR_Pos (2U) #define USB_OTG_HCINTMSK_AHBERR_Msk (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */ #define USB_OTG_HCINTMSK_AHBERR USB_OTG_HCINTMSK_AHBERR_Msk /*!< AHB error */ #define USB_OTG_HCINTMSK_STALLM_Pos (3U) #define USB_OTG_HCINTMSK_STALLM_Msk (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */ #define USB_OTG_HCINTMSK_STALLM USB_OTG_HCINTMSK_STALLM_Msk /*!< STALL response received interrupt mask */ #define USB_OTG_HCINTMSK_NAKM_Pos (4U) #define USB_OTG_HCINTMSK_NAKM_Msk (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */ #define USB_OTG_HCINTMSK_NAKM USB_OTG_HCINTMSK_NAKM_Msk /*!< NAK response received interrupt mask */ #define USB_OTG_HCINTMSK_ACKM_Pos (5U) #define USB_OTG_HCINTMSK_ACKM_Msk (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */ #define USB_OTG_HCINTMSK_ACKM USB_OTG_HCINTMSK_ACKM_Msk /*!< ACK response received/transmitted interrupt mask */ #define USB_OTG_HCINTMSK_NYET_Pos (6U) #define USB_OTG_HCINTMSK_NYET_Msk (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */ #define USB_OTG_HCINTMSK_NYET USB_OTG_HCINTMSK_NYET_Msk /*!< response received interrupt mask */ #define USB_OTG_HCINTMSK_TXERRM_Pos (7U) #define USB_OTG_HCINTMSK_TXERRM_Msk (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */ #define USB_OTG_HCINTMSK_TXERRM USB_OTG_HCINTMSK_TXERRM_Msk /*!< Transaction error mask */ #define USB_OTG_HCINTMSK_BBERRM_Pos (8U) #define USB_OTG_HCINTMSK_BBERRM_Msk (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */ #define USB_OTG_HCINTMSK_BBERRM USB_OTG_HCINTMSK_BBERRM_Msk /*!< Babble error mask */ #define USB_OTG_HCINTMSK_FRMORM_Pos (9U) #define USB_OTG_HCINTMSK_FRMORM_Msk (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */ #define USB_OTG_HCINTMSK_FRMORM USB_OTG_HCINTMSK_FRMORM_Msk /*!< Frame overrun mask */ #define USB_OTG_HCINTMSK_DTERRM_Pos (10U) #define USB_OTG_HCINTMSK_DTERRM_Msk (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */ #define USB_OTG_HCINTMSK_DTERRM USB_OTG_HCINTMSK_DTERRM_Msk /*!< Data toggle error mask */ /******************** Bit definition for USB_OTG_DIEPTSIZ register ********************/ #define USB_OTG_DIEPTSIZ_XFRSIZ_Pos (0U) #define USB_OTG_DIEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ #define USB_OTG_DIEPTSIZ_XFRSIZ USB_OTG_DIEPTSIZ_XFRSIZ_Msk /*!< Transfer size */ #define USB_OTG_DIEPTSIZ_PKTCNT_Pos (19U) #define USB_OTG_DIEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ #define USB_OTG_DIEPTSIZ_PKTCNT USB_OTG_DIEPTSIZ_PKTCNT_Msk /*!< Packet count */ #define USB_OTG_DIEPTSIZ_MULCNT_Pos (29U) #define USB_OTG_DIEPTSIZ_MULCNT_Msk (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */ #define USB_OTG_DIEPTSIZ_MULCNT USB_OTG_DIEPTSIZ_MULCNT_Msk /*!< Packet count */ /******************** Bit definition for USB_OTG_HCTSIZ register ********************/ #define USB_OTG_HCTSIZ_XFRSIZ_Pos (0U) #define USB_OTG_HCTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ #define USB_OTG_HCTSIZ_XFRSIZ USB_OTG_HCTSIZ_XFRSIZ_Msk /*!< Transfer size */ #define USB_OTG_HCTSIZ_PKTCNT_Pos (19U) #define USB_OTG_HCTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ #define USB_OTG_HCTSIZ_PKTCNT USB_OTG_HCTSIZ_PKTCNT_Msk /*!< Packet count */ #define USB_OTG_HCTSIZ_DOPING_Pos (31U) #define USB_OTG_HCTSIZ_DOPING_Msk (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */ #define USB_OTG_HCTSIZ_DOPING USB_OTG_HCTSIZ_DOPING_Msk /*!< Do PING */ #define USB_OTG_HCTSIZ_DPID_Pos (29U) #define USB_OTG_HCTSIZ_DPID_Msk (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */ #define USB_OTG_HCTSIZ_DPID USB_OTG_HCTSIZ_DPID_Msk /*!< Data PID */ #define USB_OTG_HCTSIZ_DPID_0 (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */ #define USB_OTG_HCTSIZ_DPID_1 (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */ /******************** Bit definition for USB_OTG_DIEPDMA register ********************/ #define USB_OTG_DIEPDMA_DMAADDR_Pos (0U) #define USB_OTG_DIEPDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */ #define USB_OTG_DIEPDMA_DMAADDR USB_OTG_DIEPDMA_DMAADDR_Msk /*!< DMA address */ /******************** Bit definition for USB_OTG_HCDMA register ********************/ #define USB_OTG_HCDMA_DMAADDR_Pos (0U) #define USB_OTG_HCDMA_DMAADDR_Msk (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */ #define USB_OTG_HCDMA_DMAADDR USB_OTG_HCDMA_DMAADDR_Msk /*!< DMA address */ /******************** Bit definition for USB_OTG_DTXFSTS register ********************/ #define USB_OTG_DTXFSTS_INEPTFSAV_Pos (0U) #define USB_OTG_DTXFSTS_INEPTFSAV_Msk (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DTXFSTS_INEPTFSAV USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */ /******************** Bit definition for USB_OTG_DIEPTXF register ********************/ #define USB_OTG_DIEPTXF_INEPTXSA_Pos (0U) #define USB_OTG_DIEPTXF_INEPTXSA_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */ #define USB_OTG_DIEPTXF_INEPTXSA USB_OTG_DIEPTXF_INEPTXSA_Msk /*!< IN endpoint FIFOx transmit RAM start address */ #define USB_OTG_DIEPTXF_INEPTXFD_Pos (16U) #define USB_OTG_DIEPTXF_INEPTXFD_Msk (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */ #define USB_OTG_DIEPTXF_INEPTXFD USB_OTG_DIEPTXF_INEPTXFD_Msk /*!< IN endpoint TxFIFO depth */ /******************** Bit definition for USB_OTG_DOEPCTL register ********************/ #define USB_OTG_DOEPCTL_MPSIZ_Pos (0U) #define USB_OTG_DOEPCTL_MPSIZ_Msk (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */ #define USB_OTG_DOEPCTL_MPSIZ USB_OTG_DOEPCTL_MPSIZ_Msk /*!< Maximum packet size */ /*!<Bit 1 */ #define USB_OTG_DOEPCTL_USBAEP_Pos (15U) #define USB_OTG_DOEPCTL_USBAEP_Msk (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */ #define USB_OTG_DOEPCTL_USBAEP USB_OTG_DOEPCTL_USBAEP_Msk /*!< USB active endpoint */ #define USB_OTG_DOEPCTL_NAKSTS_Pos (17U) #define USB_OTG_DOEPCTL_NAKSTS_Msk (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */ #define USB_OTG_DOEPCTL_NAKSTS USB_OTG_DOEPCTL_NAKSTS_Msk /*!< NAK status */ #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos (28U) #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */ #define USB_OTG_DOEPCTL_SD0PID_SEVNFRM USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */ #define USB_OTG_DOEPCTL_SODDFRM_Pos (29U) #define USB_OTG_DOEPCTL_SODDFRM_Msk (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */ #define USB_OTG_DOEPCTL_SODDFRM USB_OTG_DOEPCTL_SODDFRM_Msk /*!< Set odd frame */ #define USB_OTG_DOEPCTL_EPTYP_Pos (18U) #define USB_OTG_DOEPCTL_EPTYP_Msk (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */ #define USB_OTG_DOEPCTL_EPTYP USB_OTG_DOEPCTL_EPTYP_Msk /*!< Endpoint type */ #define USB_OTG_DOEPCTL_EPTYP_0 (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */ #define USB_OTG_DOEPCTL_EPTYP_1 (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */ #define USB_OTG_DOEPCTL_SNPM_Pos (20U) #define USB_OTG_DOEPCTL_SNPM_Msk (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */ #define USB_OTG_DOEPCTL_SNPM USB_OTG_DOEPCTL_SNPM_Msk /*!< Snoop mode */ #define USB_OTG_DOEPCTL_STALL_Pos (21U) #define USB_OTG_DOEPCTL_STALL_Msk (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */ #define USB_OTG_DOEPCTL_STALL USB_OTG_DOEPCTL_STALL_Msk /*!< STALL handshake */ #define USB_OTG_DOEPCTL_CNAK_Pos (26U) #define USB_OTG_DOEPCTL_CNAK_Msk (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */ #define USB_OTG_DOEPCTL_CNAK USB_OTG_DOEPCTL_CNAK_Msk /*!< Clear NAK */ #define USB_OTG_DOEPCTL_SNAK_Pos (27U) #define USB_OTG_DOEPCTL_SNAK_Msk (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */ #define USB_OTG_DOEPCTL_SNAK USB_OTG_DOEPCTL_SNAK_Msk /*!< Set NAK */ #define USB_OTG_DOEPCTL_EPDIS_Pos (30U) #define USB_OTG_DOEPCTL_EPDIS_Msk (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */ #define USB_OTG_DOEPCTL_EPDIS USB_OTG_DOEPCTL_EPDIS_Msk /*!< Endpoint disable */ #define USB_OTG_DOEPCTL_EPENA_Pos (31U) #define USB_OTG_DOEPCTL_EPENA_Msk (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */ #define USB_OTG_DOEPCTL_EPENA USB_OTG_DOEPCTL_EPENA_Msk /*!< Endpoint enable */ /******************** Bit definition for USB_OTG_DOEPINT register ********************/ #define USB_OTG_DOEPINT_XFRC_Pos (0U) #define USB_OTG_DOEPINT_XFRC_Msk (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */ #define USB_OTG_DOEPINT_XFRC USB_OTG_DOEPINT_XFRC_Msk /*!< Transfer completed interrupt */ #define USB_OTG_DOEPINT_EPDISD_Pos (1U) #define USB_OTG_DOEPINT_EPDISD_Msk (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */ #define USB_OTG_DOEPINT_EPDISD USB_OTG_DOEPINT_EPDISD_Msk /*!< Endpoint disabled interrupt */ #define USB_OTG_DOEPINT_AHBERR_Pos (2U) #define USB_OTG_DOEPINT_AHBERR_Msk (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */ #define USB_OTG_DOEPINT_AHBERR USB_OTG_DOEPINT_AHBERR_Msk /*!< AHB Error (AHBErr) during an OUT transaction */ #define USB_OTG_DOEPINT_STUP_Pos (3U) #define USB_OTG_DOEPINT_STUP_Msk (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */ #define USB_OTG_DOEPINT_STUP USB_OTG_DOEPINT_STUP_Msk /*!< SETUP phase done */ #define USB_OTG_DOEPINT_OTEPDIS_Pos (4U) #define USB_OTG_DOEPINT_OTEPDIS_Msk (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */ #define USB_OTG_DOEPINT_OTEPDIS USB_OTG_DOEPINT_OTEPDIS_Msk /*!< OUT token received when endpoint disabled */ #define USB_OTG_DOEPINT_OTEPSPR_Pos (5U) #define USB_OTG_DOEPINT_OTEPSPR_Msk (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */ #define USB_OTG_DOEPINT_OTEPSPR USB_OTG_DOEPINT_OTEPSPR_Msk /*!< Status Phase Received For Control Write */ #define USB_OTG_DOEPINT_B2BSTUP_Pos (6U) #define USB_OTG_DOEPINT_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */ #define USB_OTG_DOEPINT_B2BSTUP USB_OTG_DOEPINT_B2BSTUP_Msk /*!< Back-to-back SETUP packets received */ #define USB_OTG_DOEPINT_OUTPKTERR_Pos (8U) #define USB_OTG_DOEPINT_OUTPKTERR_Msk (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */ #define USB_OTG_DOEPINT_OUTPKTERR USB_OTG_DOEPINT_OUTPKTERR_Msk /*!< OUT packet error */ #define USB_OTG_DOEPINT_NAK_Pos (13U) #define USB_OTG_DOEPINT_NAK_Msk (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */ #define USB_OTG_DOEPINT_NAK USB_OTG_DOEPINT_NAK_Msk /*!< NAK Packet is transmitted by the device */ #define USB_OTG_DOEPINT_NYET_Pos (14U) #define USB_OTG_DOEPINT_NYET_Msk (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */ #define USB_OTG_DOEPINT_NYET USB_OTG_DOEPINT_NYET_Msk /*!< NYET interrupt */ #define USB_OTG_DOEPINT_STPKTRX_Pos (15U) #define USB_OTG_DOEPINT_STPKTRX_Msk (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */ #define USB_OTG_DOEPINT_STPKTRX USB_OTG_DOEPINT_STPKTRX_Msk /*!< Setup Packet Received */ /******************** Bit definition for USB_OTG_DOEPTSIZ register ********************/ #define USB_OTG_DOEPTSIZ_XFRSIZ_Pos (0U) #define USB_OTG_DOEPTSIZ_XFRSIZ_Msk (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */ #define USB_OTG_DOEPTSIZ_XFRSIZ USB_OTG_DOEPTSIZ_XFRSIZ_Msk /*!< Transfer size */ #define USB_OTG_DOEPTSIZ_PKTCNT_Pos (19U) #define USB_OTG_DOEPTSIZ_PKTCNT_Msk (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */ #define USB_OTG_DOEPTSIZ_PKTCNT USB_OTG_DOEPTSIZ_PKTCNT_Msk /*!< Packet count */ #define USB_OTG_DOEPTSIZ_STUPCNT_Pos (29U) #define USB_OTG_DOEPTSIZ_STUPCNT_Msk (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */ #define USB_OTG_DOEPTSIZ_STUPCNT USB_OTG_DOEPTSIZ_STUPCNT_Msk /*!< SETUP packet count */ #define USB_OTG_DOEPTSIZ_STUPCNT_0 (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */ #define USB_OTG_DOEPTSIZ_STUPCNT_1 (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */ /******************** Bit definition for PCGCCTL register ********************/ #define USB_OTG_PCGCCTL_STOPCLK_Pos (0U) #define USB_OTG_PCGCCTL_STOPCLK_Msk (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */ #define USB_OTG_PCGCCTL_STOPCLK USB_OTG_PCGCCTL_STOPCLK_Msk /*!< SETUP packet count */ #define USB_OTG_PCGCCTL_GATECLK_Pos (1U) #define USB_OTG_PCGCCTL_GATECLK_Msk (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */ #define USB_OTG_PCGCCTL_GATECLK USB_OTG_PCGCCTL_GATECLK_Msk /*!<Bit 0 */ #define USB_OTG_PCGCCTL_PHYSUSP_Pos (4U) #define USB_OTG_PCGCCTL_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */ #define USB_OTG_PCGCCTL_PHYSUSP USB_OTG_PCGCCTL_PHYSUSP_Msk /*!<Bit 1 */ /* Legacy define */ /******************** Bit definition for OTG register ********************/ #define USB_OTG_CHNUM_Pos (0U) #define USB_OTG_CHNUM_Msk (0xFUL << USB_OTG_CHNUM_Pos) /*!< 0x0000000F */ #define USB_OTG_CHNUM USB_OTG_CHNUM_Msk /*!< Channel number */ #define USB_OTG_CHNUM_0 (0x1UL << USB_OTG_CHNUM_Pos) /*!< 0x00000001 */ #define USB_OTG_CHNUM_1 (0x2UL << USB_OTG_CHNUM_Pos) /*!< 0x00000002 */ #define USB_OTG_CHNUM_2 (0x4UL << USB_OTG_CHNUM_Pos) /*!< 0x00000004 */ #define USB_OTG_CHNUM_3 (0x8UL << USB_OTG_CHNUM_Pos) /*!< 0x00000008 */ #define USB_OTG_BCNT_Pos (4U) #define USB_OTG_BCNT_Msk (0x7FFUL << USB_OTG_BCNT_Pos) /*!< 0x00007FF0 */ #define USB_OTG_BCNT USB_OTG_BCNT_Msk /*!< Byte count */ #define USB_OTG_DPID_Pos (15U) #define USB_OTG_DPID_Msk (0x3UL << USB_OTG_DPID_Pos) /*!< 0x00018000 */ #define USB_OTG_DPID USB_OTG_DPID_Msk /*!< Data PID */ #define USB_OTG_DPID_0 (0x1UL << USB_OTG_DPID_Pos) /*!< 0x00008000 */ #define USB_OTG_DPID_1 (0x2UL << USB_OTG_DPID_Pos) /*!< 0x00010000 */ #define USB_OTG_PKTSTS_Pos (17U) #define USB_OTG_PKTSTS_Msk (0xFUL << USB_OTG_PKTSTS_Pos) /*!< 0x001E0000 */ #define USB_OTG_PKTSTS USB_OTG_PKTSTS_Msk /*!< Packet status */ #define USB_OTG_PKTSTS_0 (0x1UL << USB_OTG_PKTSTS_Pos) /*!< 0x00020000 */ #define USB_OTG_PKTSTS_1 (0x2UL << USB_OTG_PKTSTS_Pos) /*!< 0x00040000 */ #define USB_OTG_PKTSTS_2 (0x4UL << USB_OTG_PKTSTS_Pos) /*!< 0x00080000 */ #define USB_OTG_PKTSTS_3 (0x8UL << USB_OTG_PKTSTS_Pos) /*!< 0x00100000 */ #define USB_OTG_EPNUM_Pos (0U) #define USB_OTG_EPNUM_Msk (0xFUL << USB_OTG_EPNUM_Pos) /*!< 0x0000000F */ #define USB_OTG_EPNUM USB_OTG_EPNUM_Msk /*!< Endpoint number */ #define USB_OTG_EPNUM_0 (0x1UL << USB_OTG_EPNUM_Pos) /*!< 0x00000001 */ #define USB_OTG_EPNUM_1 (0x2UL << USB_OTG_EPNUM_Pos) /*!< 0x00000002 */ #define USB_OTG_EPNUM_2 (0x4UL << USB_OTG_EPNUM_Pos) /*!< 0x00000004 */ #define USB_OTG_EPNUM_3 (0x8UL << USB_OTG_EPNUM_Pos) /*!< 0x00000008 */ #define USB_OTG_FRMNUM_Pos (21U) #define USB_OTG_FRMNUM_Msk (0xFUL << USB_OTG_FRMNUM_Pos) /*!< 0x01E00000 */ #define USB_OTG_FRMNUM USB_OTG_FRMNUM_Msk /*!< Frame number */ #define USB_OTG_FRMNUM_0 (0x1UL << USB_OTG_FRMNUM_Pos) /*!< 0x00200000 */ #define USB_OTG_FRMNUM_1 (0x2UL << USB_OTG_FRMNUM_Pos) /*!< 0x00400000 */ #define USB_OTG_FRMNUM_2 (0x4UL << USB_OTG_FRMNUM_Pos) /*!< 0x00800000 */ #define USB_OTG_FRMNUM_3 (0x8UL << USB_OTG_FRMNUM_Pos) /*!< 0x01000000 */ /** * @} */ /** * @} */ /** @addtogroup Exported_macros * @{ */ /******************************* ADC Instances ********************************/ #define IS_ADC_ALL_INSTANCE(INSTANCE) (((INSTANCE) == ADC1) || \ ((INSTANCE) == ADC2) || \ ((INSTANCE) == ADC3)) #define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1) #define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON) /******************************* CAN Instances ********************************/ #define IS_CAN_ALL_INSTANCE(INSTANCE) (((INSTANCE) == CAN1) || \ ((INSTANCE) == CAN2)) /******************************* CRC Instances ********************************/ #define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC) /******************************* DAC Instances ********************************/ #define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1) /******************************* DCMI Instances *******************************/ #define IS_DCMI_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DCMI) /******************************** DMA Instances *******************************/ #define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \ ((INSTANCE) == DMA1_Stream1) || \ ((INSTANCE) == DMA1_Stream2) || \ ((INSTANCE) == DMA1_Stream3) || \ ((INSTANCE) == DMA1_Stream4) || \ ((INSTANCE) == DMA1_Stream5) || \ ((INSTANCE) == DMA1_Stream6) || \ ((INSTANCE) == DMA1_Stream7) || \ ((INSTANCE) == DMA2_Stream0) || \ ((INSTANCE) == DMA2_Stream1) || \ ((INSTANCE) == DMA2_Stream2) || \ ((INSTANCE) == DMA2_Stream3) || \ ((INSTANCE) == DMA2_Stream4) || \ ((INSTANCE) == DMA2_Stream5) || \ ((INSTANCE) == DMA2_Stream6) || \ ((INSTANCE) == DMA2_Stream7)) /******************************* GPIO Instances *******************************/ #define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \ ((INSTANCE) == GPIOB) || \ ((INSTANCE) == GPIOC) || \ ((INSTANCE) == GPIOD) || \ ((INSTANCE) == GPIOE) || \ ((INSTANCE) == GPIOF) || \ ((INSTANCE) == GPIOG) || \ ((INSTANCE) == GPIOH)) /******************************** I2C Instances *******************************/ #define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \ ((INSTANCE) == I2C2) || \ ((INSTANCE) == I2C3)) /******************************* SMBUS Instances ******************************/ #define IS_SMBUS_ALL_INSTANCE IS_I2C_ALL_INSTANCE /******************************** I2S Instances *******************************/ #define IS_I2S_APB1_INSTANCE(INSTANCE) (((INSTANCE) == SPI2) || \ ((INSTANCE) == SPI3)) #define IS_I2S_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ ((INSTANCE) == SPI2) || \ ((INSTANCE) == SPI3)) /****************************** RTC Instances *********************************/ #define IS_RTC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == RTC) /******************************* SAI Instances ********************************/ #define IS_SAI_ALL_INSTANCE(PERIPH) (((PERIPH) == SAI1_Block_A) || \ ((PERIPH) == SAI1_Block_B) || \ ((PERIPH) == SAI2_Block_A) || \ ((PERIPH) == SAI2_Block_B)) /* Legacy define */ #define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE /******************************** SPI Instances *******************************/ #define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \ ((INSTANCE) == SPI2) || \ ((INSTANCE) == SPI3) || \ ((INSTANCE) == SPI4)) /****************** TIM Instances : All supported instances *******************/ #define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM6) || \ ((INSTANCE) == TIM7) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM10)|| \ ((INSTANCE) == TIM11)|| \ ((INSTANCE) == TIM12)|| \ ((INSTANCE) == TIM13)|| \ ((INSTANCE) == TIM14)) /************* TIM Instances : at least 1 capture/compare channel *************/ #define IS_TIM_CC1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM10) || \ ((INSTANCE) == TIM11) || \ ((INSTANCE) == TIM12) || \ ((INSTANCE) == TIM13) || \ ((INSTANCE) == TIM14)) /************ TIM Instances : at least 2 capture/compare channels *************/ #define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /************ TIM Instances : at least 3 capture/compare channels *************/ #define IS_TIM_CC3_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /************ TIM Instances : at least 4 capture/compare channels *************/ #define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /******************** TIM Instances : Advanced-control timers *****************/ #define IS_TIM_ADVANCED_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM8)) /******************* TIM Instances : Timer input XOR function *****************/ #define IS_TIM_XOR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****************** TIM Instances : DMA requests generation (UDE) *************/ #define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM6) || \ ((INSTANCE) == TIM7) || \ ((INSTANCE) == TIM8)) /************ TIM Instances : DMA requests generation (CCxDE) *****************/ #define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /************ TIM Instances : DMA requests generation (COMDE) *****************/ #define IS_TIM_CCDMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /******************** TIM Instances : DMA burst feature ***********************/ #define IS_TIM_DMABURST_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/ #define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM6) || \ ((INSTANCE) == TIM7) || \ ((INSTANCE) == TIM8)) /*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/ #define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /********************** TIM Instances : 32 bit Counter ************************/ #define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM5)) /***************** TIM Instances : external trigger input available ************/ #define IS_TIM_ETR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****************** TIM Instances : remapping capability **********************/ #define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM11)) /******************* TIM Instances : output(s) available **********************/ #define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \ ((((INSTANCE) == TIM1) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM2) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM3) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM4) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM5) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM8) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3) || \ ((CHANNEL) == TIM_CHANNEL_4))) \ || \ (((INSTANCE) == TIM9) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2))) \ || \ (((INSTANCE) == TIM10) && \ (((CHANNEL) == TIM_CHANNEL_1))) \ || \ (((INSTANCE) == TIM11) && \ (((CHANNEL) == TIM_CHANNEL_1))) \ || \ (((INSTANCE) == TIM12) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2))) \ || \ (((INSTANCE) == TIM13) && \ (((CHANNEL) == TIM_CHANNEL_1))) \ || \ (((INSTANCE) == TIM14) && \ (((CHANNEL) == TIM_CHANNEL_1)))) /************ TIM Instances : complementary output(s) available ***************/ #define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \ ((((INSTANCE) == TIM1) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3))) \ || \ (((INSTANCE) == TIM8) && \ (((CHANNEL) == TIM_CHANNEL_1) || \ ((CHANNEL) == TIM_CHANNEL_2) || \ ((CHANNEL) == TIM_CHANNEL_3)))) /****************** TIM Instances : supporting counting mode selection ********/ #define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****************** TIM Instances : supporting clock division *****************/ #define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM10)|| \ ((INSTANCE) == TIM11)|| \ ((INSTANCE) == TIM12)|| \ ((INSTANCE) == TIM13)|| \ ((INSTANCE) == TIM14)) /****************** TIM Instances : supporting commutation event generation ***/ #define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \ ((INSTANCE) == TIM8)) /****************** TIM Instances : supporting OCxREF clear *******************/ #define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****** TIM Instances : supporting external clock mode 1 for ETRF input *******/ #define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /****** TIM Instances : supporting external clock mode 2 for ETRF input *******/ #define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/ #define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /********** TIM Instances : supporting internal trigger inputs(ITRX) *********/ #define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /****************** TIM Instances : supporting repetition counter *************/ #define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM8)) /****************** TIM Instances : supporting encoder interface **************/ #define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8) || \ ((INSTANCE) == TIM9) || \ ((INSTANCE) == TIM12)) /****************** TIM Instances : supporting Hall sensor interface **********/ #define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM2) || \ ((INSTANCE) == TIM3) || \ ((INSTANCE) == TIM4) || \ ((INSTANCE) == TIM5) || \ ((INSTANCE) == TIM8)) /****************** TIM Instances : supporting the break function *************/ #define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \ ((INSTANCE) == TIM8)) /******************** USART Instances : Synchronous mode **********************/ #define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ ((INSTANCE) == USART2) || \ ((INSTANCE) == USART3) || \ ((INSTANCE) == USART6)) /******************** UART Instances : Half-Duplex mode **********************/ #define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ ((INSTANCE) == USART2) || \ ((INSTANCE) == USART3) || \ ((INSTANCE) == UART4) || \ ((INSTANCE) == UART5) || \ ((INSTANCE) == USART6)) /* Legacy defines */ #define IS_UART_INSTANCE IS_UART_HALFDUPLEX_INSTANCE /****************** UART Instances : Hardware Flow control ********************/ #define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ ((INSTANCE) == USART2) || \ ((INSTANCE) == USART3) || \ ((INSTANCE) == UART4) || \ ((INSTANCE) == UART5) || \ ((INSTANCE) == USART6)) /******************** UART Instances : LIN mode **********************/ #define IS_UART_LIN_INSTANCE IS_UART_HALFDUPLEX_INSTANCE /********************* UART Instances : Smart card mode ***********************/ #define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ ((INSTANCE) == USART2) || \ ((INSTANCE) == USART3) || \ ((INSTANCE) == USART6)) /*********************** UART Instances : IRDA mode ***************************/ #define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \ ((INSTANCE) == USART2) || \ ((INSTANCE) == USART3) || \ ((INSTANCE) == UART4) || \ ((INSTANCE) == UART5) || \ ((INSTANCE) == USART6)) /*********************** PCD Instances ****************************************/ #define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \ ((INSTANCE) == USB_OTG_HS)) /*********************** HCD Instances ****************************************/ #define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || \ ((INSTANCE) == USB_OTG_HS)) /****************************** SDIO Instances ********************************/ #define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO) /****************************** IWDG Instances ********************************/ #define IS_IWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == IWDG) /****************************** WWDG Instances ********************************/ #define IS_WWDG_ALL_INSTANCE(INSTANCE) ((INSTANCE) == WWDG) /****************************** QSPI Instances ********************************/ #define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI) /******************************* CEC Instances ********************************/ #define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC) /***************************** FMPI2C Instances *******************************/ #define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1) #define IS_FMPSMBUS_ALL_INSTANCE IS_FMPI2C_ALL_INSTANCE /******************************* SPDIFRX Instances ********************************/ #define IS_SPDIFRX_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SPDIFRX) /****************************** USB Exported Constants ************************/ #define USB_OTG_FS_HOST_MAX_CHANNEL_NBR 12U #define USB_OTG_FS_MAX_IN_ENDPOINTS 6U /* Including EP0 */ #define USB_OTG_FS_MAX_OUT_ENDPOINTS 6U /* Including EP0 */ #define USB_OTG_FS_TOTAL_FIFO_SIZE 1280U /* in Bytes */ #define USB_OTG_HS_HOST_MAX_CHANNEL_NBR 16U #define USB_OTG_HS_MAX_IN_ENDPOINTS 9U /* Including EP0 */ #define USB_OTG_HS_MAX_OUT_ENDPOINTS 9U /* Including EP0 */ #define USB_OTG_HS_TOTAL_FIFO_SIZE 4096U /* in Bytes */ /* * @brief Specific devices reset values definitions */ #define RCC_PLLCFGR_RST_VALUE 0x24003010U #define RCC_PLLI2SCFGR_RST_VALUE 0x24003010U #define RCC_PLLSAICFGR_RST_VALUE 0x04003010U #define RCC_MAX_FREQUENCY 180000000U /*!< Max frequency of family in Hz*/ #define RCC_MAX_FREQUENCY_SCALE1 RCC_MAX_FREQUENCY /*!< Maximum frequency for system clock at power scale1, in Hz */ #define RCC_MAX_FREQUENCY_SCALE2 168000000U /*!< Maximum frequency for system clock at power scale2, in Hz */ #define RCC_MAX_FREQUENCY_SCALE3 120000000U /*!< Maximum frequency for system clock at power scale3, in Hz */ #define RCC_PLLVCO_OUTPUT_MIN 100000000U /*!< Frequency min for PLLVCO output, in Hz */ #define RCC_PLLVCO_INPUT_MIN 950000U /*!< Frequency min for PLLVCO input, in Hz */ #define RCC_PLLVCO_INPUT_MAX 2100000U /*!< Frequency max for PLLVCO input, in Hz */ #define RCC_PLLVCO_OUTPUT_MAX 432000000U /*!< Frequency max for PLLVCO output, in Hz */ #define RCC_PLLN_MIN_VALUE 50U #define RCC_PLLN_MAX_VALUE 432U #define FLASH_SCALE1_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 1 */ #define FLASH_SCALE1_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 1 */ #define FLASH_SCALE1_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 1 */ #define FLASH_SCALE1_LATENCY4_FREQ 120000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 1 */ #define FLASH_SCALE1_LATENCY5_FREQ 150000000U /*!< HCLK frequency to set FLASH latency 5 in power scale 1 */ #define FLASH_SCALE2_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 2 */ #define FLASH_SCALE2_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 2 */ #define FLASH_SCALE2_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 2 */ #define FLASH_SCALE2_LATENCY4_FREQ 120000000U /*!< HCLK frequency to set FLASH latency 4 in power scale 2 */ #define FLASH_SCALE2_LATENCY5_FREQ 150000000U /*!< HCLK frequency to set FLASH latency 5 in power scale 2 */ #define FLASH_SCALE3_LATENCY1_FREQ 30000000U /*!< HCLK frequency to set FLASH latency 1 in power scale 3 */ #define FLASH_SCALE3_LATENCY2_FREQ 60000000U /*!< HCLK frequency to set FLASH latency 2 in power scale 3 */ #define FLASH_SCALE3_LATENCY3_FREQ 90000000U /*!< HCLK frequency to set FLASH latency 3 in power scale 3 */ /******************************************************************************/ /* For a painless codes migration between the STM32F4xx device product */ /* lines, the aliases defined below are put in place to overcome the */ /* differences in the interrupt handlers and IRQn definitions. */ /* No need to update developed interrupt code when moving across */ /* product lines within the same STM32F4 Family */ /******************************************************************************/ /* Aliases for __IRQn */ #define FSMC_IRQn FMC_IRQn /* Aliases for __IRQHandler */ #define FSMC_IRQHandler FMC_IRQHandler #define QuadSPI_IRQHandler QUADSPI_IRQHandler /** * @} */ /** * @} */ /** * @} */ #ifdef __cplusplus } #endif /* __cplusplus */ #endif /* __STM32F446xx_H */