CMSIS + 0/1 examples
CodeScope will show references to RCC_CR_HSITRIM_Pos from the following samples and libraries:
 
Symbols
loading...
Files
loading...
CodeScopeSTM32 Libraries and SamplesCMSISRCC_CR_HSITRIM_Pos

RCC_CR_HSITRIM_Pos macro

Syntax

#define RCC_CR_HSITRIM_Pos (3U)

Examples

RCC_CR_HSITRIM_Pos is referenced by 1 libraries and example projects.

References

LocationText
stm32f401xc.h:3878
#define RCC_CR_HSITRIM_Pos (3U)
stm32f401xe.h:3878
#define RCC_CR_HSITRIM_Pos (3U)
stm32f407xx.h:9444
#define RCC_CR_HSITRIM_Pos (3U)
stm32f410rx.h:4227
#define RCC_CR_HSITRIM_Pos (3U)
stm32f410tx.h:4217
#define RCC_CR_HSITRIM_Pos (3U)
stm32f411xe.h:3887
#define RCC_CR_HSITRIM_Pos (3U)
stm32f412zx.h:9231
#define RCC_CR_HSITRIM_Pos (3U)
stm32f413xx.h:9465
#define RCC_CR_HSITRIM_Pos (3U)
stm32f417xx.h:9706
#define RCC_CR_HSITRIM_Pos (3U)
stm32f429xx.h:10496
#define RCC_CR_HSITRIM_Pos (3U)
stm32f439xx.h:10770
#define RCC_CR_HSITRIM_Pos (3U)
stm32f446xx.h:10036
#define RCC_CR_HSITRIM_Pos (3U)
stm32f469xx.h:13494
#define RCC_CR_HSITRIM_Pos (3U)
stm32f479xx.h:13771
#define RCC_CR_HSITRIM_Pos (3U)
stm32f401xc.h:3879
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f401xc.h:3885
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f401xe.h:3879
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f401xe.h:3885
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f407xx.h:9445
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f407xx.h:9451
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f410rx.h:4228
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f410rx.h:4234
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f410tx.h:4218
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f411xe.h:3888
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f411xe.h:3894
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f412zx.h:9232
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f412zx.h:9238
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f413xx.h:9466
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f413xx.h:9472
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f417xx.h:9707
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f417xx.h:9713
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f429xx.h:10497
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f429xx.h:10503
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f439xx.h:10771
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f439xx.h:10777
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f446xx.h:10037
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f446xx.h:10043
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f469xx.h:13495
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f469xx.h:13501
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */
stm32f479xx.h:13772
#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos) /*!< 0x000000F8 */
stm32f479xx.h:13778
#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos) /*!< 0x00000080 */