OpenOCD
armv7a_common::armv7a_mmu
is only used within OpenOCD.
Symbol previews are coming soon...
Symbols
loading...
Files
loading...
CodeScope
Development Tools
OpenOCD
armv7a_common::armv7a_mmu
armv7a_common::armv7a_mmu field
Syntax
from
armv7a.h:111
struct
armv7a_mmu_common
armv7a_mmu
;
References
Location
Referrer
Text
armv7a.h:111
struct
armv7a_mmu_common
armv7a_mmu
;
armv7a.c:140
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbcr
=
ttbcr
;
armv7a.c:141
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
cached
=
1
;
armv7a.c:147
armv7a_read_ttbcr()
&
armv7a
->
armv7a_mmu
.
ttbr
[
ttbidx
]
)
;
armv7a.c:156
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_range
[
0
]
=
0xffffffff
>
>
ttbcr_n
;
armv7a.c:157
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_range
[
1
]
=
0xffffffff
;
armv7a.c:158
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_mask
[
0
]
=
0xffffffff
<
<
(
14
-
ttbcr_n
)
;
armv7a.c:159
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_mask
[
1
]
=
0xffffffff
<
<
14
;
armv7a.c:160
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
cached
=
1
;
armv7a.c:169
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_mask
[
0
]
=
7
<
<
(
32
-
ttbcr_n
)
;
armv7a.c:174
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_mask
[
0
]
,
armv7a.c:175
armv7a_read_ttbcr()
armv7a
->
armv7a_mmu
.
ttbr_mask
[
1
]
)
;
armv7a.c:194
armv7a_l2x_cache_init()
if
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
armv7a.c:196
armv7a_l2x_cache_init()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
=
l2x_cache
;
armv7a.c:203
armv7a_l2x_cache_init()
if
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
armv7a.c:205
armv7a_l2x_cache_init()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
=
l2x_cache
;
armv7a.c:374
armv7a_identify_cache()
&
(
armv7a
->
armv7a_mmu
.
armv7a_cache
)
;
armv7a.c:474
armv7a_identify_cache()
if
(
!
armv7a
->
armv7a_mmu
.
armv7a_cache
.
flush_all_data_cache
)
{
armv7a.c:475
armv7a_identify_cache()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
flush_all_data_cache
=
armv7a.c:479
armv7a_identify_cache()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
info
=
1
;
armv7a.c:525
armv7a_init_arch_info()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
info
=
-
1
;
armv7a.c:526
armv7a_init_arch_info()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
=
NULL
;
armv7a.c:527
armv7a_init_arch_info()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
flush_all_data_cache
=
NULL
;
armv7a.c:549
armv7a_arch_state()
state
[
armv7a
->
armv7a_mmu
.
armv7a_cache
.
d_u_cache_enabled
]
,
armv7a.c:550
armv7a_arch_state()
state
[
armv7a
->
armv7a_mmu
.
armv7a_cache
.
i_cache_enabled
]
)
;
armv7a.c:553
armv7a_arch_state()
state
[
armv7a
->
armv7a_mmu
.
mmu_enabled
]
,
armv7a.c:554
armv7a_arch_state()
state
[
armv7a
->
armv7a_mmu
.
armv7a_cache
.
d_u_cache_enabled
]
,
armv7a.c:555
armv7a_arch_state()
state
[
armv7a
->
armv7a_mmu
.
armv7a_cache
.
i_cache_enabled
]
)
;
armv7a_cache.c:30
armv7a_l1_d_cache_sanity_check()
if
(
!
armv7a
->
armv7a_mmu
.
armv7a_cache
.
d_u_cache_enabled
)
{
armv7a_cache.c:48
armv7a_l1_i_cache_sanity_check()
if
(
!
armv7a
->
armv7a_mmu
.
armv7a_cache
.
i_cache_enabled
)
{
armv7a_cache.c:90
armv7a_l1_d_cache_clean_inval_all()
struct
armv7a_cache_common
*
cache
=
&
(
armv7a
->
armv7a_mmu
.
armv7a_cache
)
;
armv7a_cache.c:151
armv7a_l1_d_cache_inval_virt()
struct
armv7a_cache_common
*
armv7a_cache
=
&
armv7a
->
armv7a_mmu
.
armv7a_cache
;
armv7a_cache.c:215
armv7a_l1_d_cache_clean_virt()
struct
armv7a_cache_common
*
armv7a_cache
=
&
armv7a
->
armv7a_mmu
.
armv7a_cache
;
armv7a_cache.c:259
armv7a_l1_d_cache_flush_virt()
struct
armv7a_cache_common
*
armv7a_cache
=
&
armv7a
->
armv7a_mmu
.
armv7a_cache
;
armv7a_cache.c:341
armv7a_l1_i_cache_inval_virt()
&
armv7a
->
armv7a_mmu
.
armv7a_cache
;
armv7a_cache.c:399
arm7a_l1_cache_info_cmd()
&
armv7a
->
armv7a_mmu
.
armv7a_cache
)
;
armv7a_cache_l2x.c:25
arm7a_l2x_sanity_check()
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
;
armv7a_cache_l2x.c:46
arm7a_l2x_flush_all_data()
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
;
armv7a_cache_l2x.c:66
armv7a_l2x_cache_flush_virt()
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
;
armv7a_cache_l2x.c:101
armv7a_l2x_cache_inval_virt()
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
;
armv7a_cache_l2x.c:136
armv7a_l2x_cache_clean_virt()
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
;
armv7a_cache_l2x.c:190
armv7a_l2x_cache_init()
if
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
{
armv7a_cache_l2x.c:198
armv7a_l2x_cache_init()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
=
l2x_cache
;
armv7a_cache_l2x.c:206
armv7a_l2x_cache_init()
if
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
)
{
armv7a_cache_l2x.c:210
armv7a_l2x_cache_init()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
outer_cache
=
l2x_cache
;
armv7a_cache_l2x.c:227
arm7a_l2x_cache_info_command()
&
armv7a
->
armv7a_mmu
.
armv7a_cache
)
;
armv7a_mmu.c:190
armv7a_mmu_dump_table()
struct
armv7a_mmu_common
*
mmu
=
&
armv7a
->
armv7a_mmu
;
cortex_a.c:1120
cortex_a_post_debug_entry()
if
(
armv7a
->
armv7a_mmu
.
armv7a_cache
.
info
==
-
1
)
cortex_a.c:1124
cortex_a_post_debug_entry()
armv7a
->
armv7a_mmu
.
mmu_enabled
=
0
;
cortex_a.c:1126
cortex_a_post_debug_entry()
armv7a
->
armv7a_mmu
.
mmu_enabled
=
cortex_a.c:1129
cortex_a_post_debug_entry()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
d_u_cache_enabled
=
cortex_a.c:1131
cortex_a_post_debug_entry()
armv7a
->
armv7a_mmu
.
armv7a_cache
.
i_cache_enabled
=
cortex_a.c:3119
cortex_a_init_arch_info()
armv7a
->
armv7a_mmu
.
read_physical_memory
=
cortex_a_read_phys_memory
;
cortex_a.c:3216
cortex_a_mmu()
*
enabled
=
target_to_cortex_a
(
target
)
->
armv7a_common
.
armv7a_mmu
.
mmu_enabled
;
cortex_a.c:3253
cortex_a_handle_cache_info_command()
&
armv7a
->
armv7a_mmu
.
armv7a_cache
)
;
Data Use
Functions reading
armv7a_common::armv7a_mmu
armv7a_common::armv7a_mmu
armv7a_read_ttbcr()
armv7a_l2x_cache_init()
armv7a_identify_cache()
armv7a_init_arch_info()
armv7a_arch_state()
armv7a_l1_d_cache_sanity_check()
armv7a_l1_i_cache_sanity_check()
armv7a_l1_d_cache_clean_inval_all()
armv7a_l1_d_cache_inval_virt()
armv7a_l1_d_cache_clean_virt()
armv7a_l1_d_cache_flush_virt()
armv7a_l1_i_cache_inval_virt()
arm7a_l1_cache_info_cmd()
arm7a_l2x_sanity_check()
arm7a_l2x_flush_all_data()
armv7a_l2x_cache_flush_virt()
armv7a_l2x_cache_inval_virt()
armv7a_l2x_cache_clean_virt()
armv7a_l2x_cache_init()
arm7a_l2x_cache_info_command()
cortex_a_post_debug_entry()
cortex_a_init_arch_info()
cortex_a_mmu()
cortex_a_handle_cache_info_command()
all items filtered out
Type of
armv7a_common::armv7a_mmu
armv7a_common::armv7a_mmu
armv7a_mmu_common
all items filtered out