Location | Text |
mips32.h:509 | #define MIPS32_R_INST(opcode, rs, rt, rd, shamt, funct) \ |
mips32.h:519 | #define MIPS32_ISA_ADDU(dst, src, tar) MIPS32_R_INST(MIPS32_OP_SPECIAL, src, tar, dst, 0, MIPS32_OP_ADDU) |
mips32.h:520 | #define MIPS32_ISA_AND(dst, src, tar) MIPS32_R_INST(0, src, tar, dst, 0, MIPS32_OP_AND) |
mips32.h:528 | |
mips32.h:530 | |
mips32.h:531 | |
mips32.h:541 | |
mips32.h:542 | |
mips32.h:543 | |
mips32.h:544 | |
mips32.h:545 | |
mips32.h:546 | |
mips32.h:547 | |
mips32.h:548 | |
mips32.h:549 | |
mips32.h:550 | |
mips32.h:553 | #define MIPS32_ISA_MOVN(dst, src, tar) MIPS32_R_INST(MIPS32_OP_SPECIAL, src, tar, dst, 0, MIPS32_OP_MOVN) |
mips32.h:554 | #define MIPS32_ISA_OR(dst, src, val) MIPS32_R_INST(0, src, val, dst, 0, 37) |
mips32.h:556 | |
mips32.h:563 | |
mips32.h:568 | #define MIPS32_ISA_SRL(reg, src, off) MIPS32_R_INST(MIPS32_OP_SPECIAL, 0, src, reg, off, MIPS32_OP_SRL) |
mips32.h:572 | #define MIPS32_ISA_XOR(reg, val1, val2) MIPS32_R_INST(0, val1, val2, reg, 0, MIPS32_OP_XOR) |
mips32.h:647 | #define MMIPS32_ADDU(dst, src, tar) MIPS32_R_INST(MMIPS32_POOL32A, tar, src, dst, 0, MMIPS32_OP_ADDU) |
mips32.h:648 | #define MMIPS32_AND(dst, src, tar) MIPS32_R_INST(MMIPS32_POOL32A, tar, src, dst, 0, MMIPS32_OP_AND) |
mips32.h:655 | |
mips32.h:656 | |
mips32.h:659 | |
mips32.h:660 | |
mips32.h:669 | |
mips32.h:671 | |
mips32.h:672 | |
mips32.h:673 | |
mips32.h:674 | |
mips32.h:675 | |
mips32.h:677 | |
mips32.h:678 | |
mips32.h:679 | |
mips32.h:680 | |
mips32.h:682 | #define MMIPS32_MOVN(dst, src, tar) MIPS32_R_INST(MMIPS32_POOL32A, tar, src, dst, 0, MMIPS32_OP_MOVN) |
mips32.h:685 | |
mips32.h:692 | #define MMIPS32_SRL(reg, src, off) MIPS32_R_INST(MMIPS32_POOL32A, reg, src, off, 0, MMIPS32_OP_SRL) |
mips32.h:695 | |
mips32.h:700 | #define MMIPS32_XOR(reg, val1, val2) MIPS32_R_INST(MMIPS32_POOL32A, val1, val2, reg, 0, MMIPS32_OP_XOR) |
mips32.h:790 | #define MIPS32_DSP_MFHI(reg, ac) MIPS32_R_INST(0, ac, 0, reg, 0, MIPS32_OP_MFHI) |
mips32.h:791 | #define MIPS32_DSP_MFLO(reg, ac) MIPS32_R_INST(0, ac, 0, reg, 0, MIPS32_OP_MFLO) |