1
2
3
13
14
15
16
17
21
22
27
28
29
30
31
32
34
35
36
37
38
/* ... */
#ifndef OPENOCD_TARGET_ARMV4_5_H
#define OPENOCD_TARGET_ARMV4_5_H
/* ... */
/* ... */
int arm_mode_to_number(enum arm_mode mode);
enum arm_mode armv4_5_number_to_mode(int number);
extern const int armv4_5_core_reg_map[9][17];
#define ARMV4_5_CORE_REG_MODE(cache, mode, num) \
(cache->reg_list[armv4_5_core_reg_map[arm_mode_to_number(mode)][num]])...
enum { ARMV4_5_CPSR = 31, };
/* ... */
#endif