1
2
3
7
8
9
10
11
12
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
66
67
/* ... */
#ifdef HAVE_CONFIG_H
#include "config.h"
#endif
#include "rtos.h"
#include "target/armv7m.h"
#include "target/esirisc.h"
#include "rtos_standard_stackings.h"
#include "rtos_ucos_iii_stackings.h"
5 includes
static const struct stack_register_offset rtos_ucos_iii_cortex_m_stack_offsets[] = {
{ ARMV7M_R0, 0x20, 32 },
{ ARMV7M_R1, 0x24, 32 },
{ ARMV7M_R2, 0x28, 32 },
{ ARMV7M_R3, 0x2c, 32 },
{ ARMV7M_R4, 0x00, 32 },
{ ARMV7M_R5, 0x04, 32 },
{ ARMV7M_R6, 0x08, 32 },
{ ARMV7M_R7, 0x0c, 32 },
{ ARMV7M_R8, 0x10, 32 },
{ ARMV7M_R9, 0x14, 32 },
{ ARMV7M_R10, 0x18, 32 },
{ ARMV7M_R11, 0x1c, 32 },
{ ARMV7M_R12, 0x30, 32 },
{ ARMV7M_R13, -2, 32 },
{ ARMV7M_R14, 0x34, 32 },
{ ARMV7M_PC, 0x38, 32 },
{ ARMV7M_XPSR, 0x3c, 32 },
...};
static const struct stack_register_offset rtos_ucos_iii_esi_risc_stack_offsets[] = {
{ ESIRISC_SP, -2, 32 },
{ ESIRISC_RA, 0x48, 32 },
{ ESIRISC_R2, 0x44, 32 },
{ ESIRISC_R3, 0x40, 32 },
{ ESIRISC_R4, 0x3c, 32 },
{ ESIRISC_R5, 0x38, 32 },
{ ESIRISC_R6, 0x34, 32 },
{ ESIRISC_R7, 0x30, 32 },
{ ESIRISC_R8, 0x2c, 32 },
{ ESIRISC_R9, 0x28, 32 },
{ ESIRISC_R10, 0x24, 32 },
{ ESIRISC_R11, 0x20, 32 },
{ ESIRISC_R12, 0x1c, 32 },
{ ESIRISC_R13, 0x18, 32 },
{ ESIRISC_R14, 0x14, 32 },
{ ESIRISC_R15, 0x10, 32 },
{ ESIRISC_PC, 0x04, 32 },
{ ESIRISC_CAS, 0x08, 32 },
...};
const struct rtos_register_stacking rtos_ucos_iii_cortex_m_stacking = {
.stack_registers_size = 0x40,
.stack_growth_direction = -1,
.num_output_registers = ARRAY_SIZE(rtos_ucos_iii_cortex_m_stack_offsets),
.calculate_process_stack = rtos_generic_stack_align8,
.register_offsets = rtos_ucos_iii_cortex_m_stack_offsets
...};
const struct rtos_register_stacking rtos_ucos_iii_esi_risc_stacking = {
.stack_registers_size = 0x4c,
.stack_growth_direction = -1,
.num_output_registers = ARRAY_SIZE(rtos_ucos_iii_esi_risc_stack_offsets),
.register_offsets = rtos_ucos_iii_esi_risc_stack_offsets
...};